- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 93/122頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標準包裝： | 630 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁當前第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
System Design Considerations
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
5-4
Freescale Semiconductor
5.5.2
Byte Alignment Mode
Byte alignment mode must be enabled (BSYNC = high) for repeater mode.
When establishing byte alignment for the link through the repeater, the byte alignment sequence must be
repeated twice:
Once for the repeater
Once for the destination’s receiver
At least eight IDLE code groups must be transmitted, four for the repeater’s receiver alignment and four
for the destination’s receiver alignment.
5.5.3
Word Synchronization Mode
Word synchronization may be used in repeater mode. This allows the incoming bytes to be synchronized
into their corresponding words, removing cable skew from the transmission source and re-establishing
synchronization.
Similar to byte alignment, the word synchronization sequence must be repeated twice, once for the
repeater and once for destination’s receiver. A word synchronization event must be transmitted followed
by a second word synchronization event to enable the entire link to establish word synchronization. Byte
synchronization.
5.5.4
Recovered Clock Mode
The MC92604’s four transmitters are timed exclusively to the reference clock domain; therefore, the
recovered clock mode cannot be used in repeater mode. The setting on the recovered clock enable input,
RCCE, is ignored when in repeater mode, and all data is timed to the reference clock.
5.5.5
Add/Drop Idle Mode
Repeater mode is timed exclusively to the reference clock domain as stated above. A frequency offset
between the source transmitter and the repeater will cause the repeater’s receiver to eventually
overrun/underrun. To ensure that overrun/underrun does not cause data to be lost, ADIE must be high. The
repeater repeats or drops data from the data stream to maintain alignment to the reference clock (see
Section 3.6.2, “Reference Clock Timing Mode (RCCE = Low),” for specifics).
5.5.6
Half-Speed Mode
Half-speed mode simply affects the frequency of the reference clock that must be provided and the timing
of the receiver interface. This mode is supported in the repeater mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。