
Management Interface (MDIO)
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
4-10
Freescale Semiconductor
9
repe_reg
Initialized to the value on the REPE input. If set, indicates that received data is to be wrapped
around to transmitter to configure as a ‘repeater.’ This is for test purposes only. For details, see
8
wsync1_regl
Initialized to the value on the WSYNC1 input. If set, indicates that received data for all four
7
wsync0_reg
Initialized to the value on the WSYNC0 input. If set, specifies that a ‘disparity style word sync
6
jpack_reg
Initialized to the value on the jpack input. If set, allows ‘jumbo’ packets of data to be received
5
adie_reg
Initialized to the value on the ADIE input. If receivers are set to ‘reference clock mode’
(rcce_reg = 0), setting, adie_reg allows code groups to be inserted/deleted to prevent
details. (R/W)
4
tst_1
Initialized to the value on the TST_1 input. Used together with tst_0_reg to configure various
test modes for the MC92604. (R/W)
3
tst_0
Initialized to the value on the TST_0 input. Used together with tst_1_reg to configure various
test modes for the MC92604. (R/W)
2
lboe
Initialized to the value on the LBOE input. If set, indicates that if this channel’s transmit data is
to be digitally looped back (XCVR_x_LBE = 1), that the corresponding transmit link (XLINK_x_P
and XLINK_x_N) will be active. If LBOE is low, the link will be quiescent during loopback. (R/W)
1
use_short_
an_timer
Initialized to zero. May be set through the MDIO interface only. If set it causes the auto
negotiation timer to rollover after 2 microseconds instead of the usual 10 milliseconds. Note that
this is for use during test only. (R/W)
0
ddr
Initialized to the value on the DDR input. If set, causes the MC92604 to use a DDR interface.
1 R/W = read and write.
Table 4-6. Permanent Configuration Control Register
Field Descriptions (continued)
Bits
Name
Description1