參數(shù)資料
型號: MC92604ZT
廠商: Freescale Semiconductor
文件頁數(shù): 86/122頁
文件大?。?/td> 0K
描述: IC TXRX ETH DUAL GIG 196-MAPBGA
標準包裝: 630
類型: 收發(fā)器
驅動器/接收器數(shù): 2/2
規(guī)程: 千兆位以太網
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應商設備封裝: 196-MAPBGA(15x15)
包裝: 托盤
Management Interface (MDIO)
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
4-10
Freescale Semiconductor
9
repe_reg
Initialized to the value on the REPE input. If set, indicates that received data is to be wrapped
around to transmitter to configure as a ‘repeater.’ This is for test purposes only. For details, see
(MDIO).(R/W)
8
wsync1_regl
Initialized to the value on the WSYNC1 input. If set, indicates that received data for all four
channels is to be aligned into one 32-bit word output. See Section 3.5.3, “Word
Synchronization,for an explanation. (R/W)
7
wsync0_reg
Initialized to the value on the WSYNC0 input. If set, specifies that a ‘disparity style word sync
event’ is to be used. See Section 3.5.3, “Word Synchronization,for details. (R/W)
6
jpack_reg
Initialized to the value on the jpack input. If set, allows ‘jumbo’ packets of data to be received
(lengthens the receive FIFO). See Section 3.7.2.4, “Data Context,for details. (R/W)
5
adie_reg
Initialized to the value on the ADIE input. If receivers are set to ‘reference clock mode’
(rcce_reg = 0), setting, adie_reg allows code groups to be inserted/deleted to prevent
details. (R/W)
4
tst_1
Initialized to the value on the TST_1 input. Used together with tst_0_reg to configure various
test modes for the MC92604. (R/W)
3
tst_0
Initialized to the value on the TST_0 input. Used together with tst_1_reg to configure various
test modes for the MC92604. (R/W)
2
lboe
Initialized to the value on the LBOE input. If set, indicates that if this channel’s transmit data is
to be digitally looped back (XCVR_x_LBE = 1), that the corresponding transmit link (XLINK_x_P
and XLINK_x_N) will be active. If LBOE is low, the link will be quiescent during loopback. (R/W)
1
use_short_
an_timer
Initialized to zero. May be set through the MDIO interface only. If set it causes the auto
negotiation timer to rollover after 2 microseconds instead of the usual 10 milliseconds. Note that
this is for use during test only. (R/W)
0
ddr
Initialized to the value on the DDR input. If set, causes the MC92604 to use a DDR interface.
1 R/W = read and write.
Table 4-6. Permanent Configuration Control Register
Field Descriptions (continued)
Bits
Name
Description1
相關PDF資料
PDF描述
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
MCP3901A0T-E/SS IC ENERGY METER AFE 2CH 20-SSOP
MCP3903T-E/SS IC AFE 24BIT 64KSPS 6CH 28SSOP
相關代理商/技術參數(shù)
參數(shù)描述
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC928G 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC929F 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述:
MC929G 制造商:Rochester Electronics LLC 功能描述:- Bulk