
Package Description
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
8-5
8.3
Package Thermal Characteristics
Thermal values for the 196 pin MAPBGA are listed below in
Table 8-1. The values listed below assume
the customer will be mounting the packages on a thermally enhanced mother board. This is defined as a
minimum 4-layer board with one ground plane. The values listed below were measured in accordance with
established JEDEC (Joint Electron Device Engineering Council) standards.
8.4
MC92604 Chip Pinout Listing
Table 8-2 list the MC92604 signal to ball location mapping for the package. Also shown are signaling
direction (input or output), and the type of logic interface.
Table 8-1. MC62604 Package Thermal Resistance Values
Symbol
Description
196 MAPBGA
Units
θ
ja-0
Thermal resistance from junction to ambient, still air
27
°C/W
θ
ja-2
Thermal resistance from junction to ambient, 200 LFM1
1 Airflow in linear feet per minute
23
°C/W
θ
ja-4
Thermal resistance from junction to ambient, 400 LFM1
22
°C/W
Table 8-2. MC92604 Signal to Ball Mapping (Sheet 1 of 4)
Signal Name
Description
Ball Number
(196 MAPBGA)
Direction
I/O Type
XMIT_A_CLK
Transmitter A, interface clock
P7
Input
LVTTL
XMIT_A_0
Transmitter A, data bit 0
N6
Input
LVTTL
XMIT_A_1
Transmitter A, data bit 1
P6
Input
LVTTL
XMIT_A_2
Transmitter A, data bit 2
M7
Input
LVTTL
XMIT_A_3
Transmitter A, data bit 3
N5
Input
LVTTL
XMIT_A_4
Transmitter A, data bit 4
P5
Input
LVTTL
XMIT_A_5
Transmitter A, data bit 5
N4
Input
LVTTL
XMIT_A_6
Transmitter A, data bit 6
P4
Input
LVTTL
XMIT_A_7
Transmitter A, data bit 7
N3
Input
LVTTL
XMIT_A_K
Transmitter A, K
P3
Input
LVTTL
XMIT_A_ERR
Transmitter A, force code error
N2
Input
LVTTL
XMIT_A_ENABLE
Transmitter A, enable data in
M6
Input
LVTTL
XCVR_A_DISABLE
Transceiver A, disable
N7
Input
LVTTL
RECV_A_0
Receiver A, data bit 0
H2
Output
LVTTL
RECV_A_1
Receiver A, data bit 1
H1
Output
LVTTL
RECV_A_2
Receiver A, data bit 2
J3
Output
LVTTL
RECV_A_3
Receiver A, data bit 3
J2
Output
LVTTL
RECV_A_4
Receiver A, data bit 4
J1
Output
LVTTL
RECV_A_5
Receiver A, data bit 5
K1
Output
LVTTL