參數(shù)資料
型號(hào): MC92604ZT
廠(chǎng)商: Freescale Semiconductor
文件頁(yè)數(shù): 108/122頁(yè)
文件大小: 0K
描述: IC TXRX ETH DUAL GIG 196-MAPBGA
標(biāo)準(zhǔn)包裝: 630
類(lèi)型: 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù): 2/2
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 4.5 V ~ 5.5 V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤(pán)
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)當(dāng)前第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Electrical Specifications and Characteristics
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
7-4
Freescale Semiconductor
7.3
AC Electrical Characteristics
The figures and tables in the following sections describe the AC electrical characteristics of MC92604. All
specifications stated are for Tj = –40° to 105°C, VDD = AVDD = XVDD = 1.65 to 1.95 V, VDDQ = 3.0 to 3.6 V
7.3.1
Transmitter Interface Timing
The transmitter data interface may be configured in any of eight different application modes as described
in Section 2.2, “Transmitter Interface Signals,and Table 2-2. The 8- and 10-bit interface mode timing is
non-double data rate (non-DDR); the input data is sampled and stored on the rising edge of the transmit
interface clock XMIT_x_CLK.
When operating in the reduced 4- or 5-bit backplane, or RGMII/RTBI Ethernet modes, the interface is
double data rate (DDR) and the data is sampled and stored on both the rising and falling edges of the
transmit interface clock XMIT_x_CLK.
The following two sections show the timing diagrams and specifications for the transmitter in the
non-DDR and DDR configurations.
7.3.1.1
Transmitter Interface, Non-DDR Timing
Figure 7-1 provides the transmitter interface non-DDR interface timing diagram.
Figure 7-1. Transmitter Interface, Non-DDR Timing Diagram
Table 7-4 provides the transmitter non-DDR timing specifications for the MC92604 as defined in
Table 7-4. Transmitter Non-DDR Timing Specification
Symbol
Characteristic
Min
Max
Unit
Application Mode
T1
Setup time prior to rising edge of XMIT_x_CLK
1.000
ns
All modes
T2
Hold time after rising edge of XMIT_x_CLK
0.01
1 Synchronous to channel’s transmit interface clock; XMIT_REF_A = low.
ns
GMII or TBI
0.200 1
ns
Backplane modes
0.6002
2 Synchronous to XMIT_A_CLK; XMIT_REF_A = high.
ns
All modes
Φ
drift
Phase drift between XMIT_x_CLK and REF_CLK
–180
180
degrees
All modes
T2
XMIT_x_CLK
XMIT_x_7–0
XMIT_x_K
XMIT_x_ERR
XMIT_x_ENABLE
T1
相關(guān)PDF資料
PDF描述
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
MCP3901A0T-E/SS IC ENERGY METER AFE 2CH 20-SSOP
MCP3903T-E/SS IC AFE 24BIT 64KSPS 6CH 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92610 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC928G 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC929F 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述:
MC929G 制造商:Rochester Electronics LLC 功能描述:- Bulk