- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄2012 > MC92604ZT (Freescale Semiconductor)IC TXRX ETH DUAL GIG 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | MC92604ZT |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 70/122頁(yè) |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH DUAL GIG 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 630 |
| 類(lèi)型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 196-LBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤(pán) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Receiver
MC92604 Dual Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
3-17
3.7.2
Rate Adaption of Ethernet Packet Data Streams
The MC92604 supports applications in which the device is used to transmit and receive IEEE Std.
802.3-2002, PCS, PMA, type 1000BASE-X packet streams. When the MC92604 is being operated in
reference clock mode, as described in Section 3.6.2, “Reference Clock Timing Mode (RCCE = Low),” rate
adaption is performed to account for frequency offset between the transmitter and receiver. In backplane
applications (see Section 3.6.2, “Reference Clock Timing Mode (RCCE = Low)”), rate adaption is
accommodated by adding K28.5 IDLE code groups to, or deleting K28.5 IDLE code groups from, the data
stream to match the incoming data rate to the receiver data rate as defined by its reference clock frequency.
The indiscriminate addition or deletion of K28.5 IDLE code groups from an 802.3 packet stream would
interfere with proper system operation.
The MC92604 compatibility mode (COMPAT input is high) allows for rate adaption using methods
compatible with Ethernet packet streams and does not interfere with proper system operation. The
following are the features of the compatibility mode:
Context-sensitive rate adaption during receipt of configuration, IDLE, and data code groups
Tolerates up to +100 ppm frequency offset
Supports Jumbo frame lengths of up to 14 Kbytes (if JPACK is high)
Supports frame bursting
Internal or external 8B/10B encoding/decoding may be used
Compatible with IEEE Std. 802.3-2002 Clause 4 specification [4] of media access control function
Compatible with Clause 36 of the specification [4] of physical coding sublayer (PCS) and physical
medium attachment (PMA) sublayer function
Compatible with Clause 37 of the specification [4] of auto-negotiation function
3.7.2.1
Rate Adaption Method
The MC92604 utilizes a FIFO in its receiver to act as an elastic buffer for the receive data interface. The
elastic buffer allows for proper operation of the interface in the presence of jitter and frequency offset.
However, frequency offset will eventually lead to elastic buffer overrun or underrun. In order to prevent
underruns and overruns, one or more code groups must be added to or deleted from the packet stream.
The MC92604 must determine the proper type of code groups to add or delete and do it at an appropriate
time to ensure compatibility with the packet data streams. The code group type and timing is determined
by the current context of the packet stream. There are three contexts considered: configuration, idle, and
data transmission.
3.7.2.2
Configuration Context
The configuration context is when the transceivers are transmitting configuration ordered sets in support
of auto-negotiation. A configuration ordered set consists of alternating /C1/ and /C2/ code group sets as
shown below:
/C1/: /K28.5/D21.5/Dxx.x/Dxx.x
/C2/: /K28.5/D2.2/Dxx.x/Dxx.x
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
| MCP3901A0T-E/SS | IC ENERGY METER AFE 2CH 20-SSOP |
| MCP3903T-E/SS | IC AFE 24BIT 64KSPS 6CH 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92610 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC928G | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC929F | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: |
| MC929G | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。