MC68F375
SIGNAL DESCRIPTIONS
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
2-7
2.2 Pinout
The production MC68F375 will be bumped flip-chip and PBGA.
2.2.1 Pinout Diagram
The pad numbers for each pad/signal on the die are shown in Figure 2-1. Note that
the numbers and names correspond to the pad names and order on the die. The pin/
bump numbers on the PBGA and Bumped die may be different. The chip layout plan
Instruction Pipeline
IFETCH
Indicates instruction pipeline activity
Interrupt Request Level
IRQ[7:1]
Provides an interrupt priority level to the CPU
QADC64 Multiplexed Ad-
dress
MA[2:0]
When external multiplexing is used, these pins provide the ad-
dresses to the external multiplexer
Master-In Slave-Out
MISO
Serial input to QSPI in master mode;
serial output from QSPI in slave mode
Master-Out Slave-In
MOSI
Serial output from QSPI in master mode;
serial input to QSPI in slave mode
Peripheral Chip Select
PCS[3:0]
QSPI Peripheral Chip Select
QADC64 Port A
PQA[7:0]
QADC64 port A analog inputs and I/O port PQA[7:0]
QADC64 Port B
PQB[7:0]
QADC64 port B analog inputs and input-only port PQB[7:0]
Quotient Out
QUOT
Provides the quotient bit of the polynomial divider (test mode only)
Read/Write
R/W
Indicates the direction of data transfer on the bus
Reset
RESET
System reset
Read-Modify-Write Cycle
RMC
Indicates an indivisible read-modify-write instruction
SCI Receive Data
RXD1, RXD2
Serial input to the SCI
QSPI Serial Clock
SCK
Clock output from QSPI in master mode; clock input from QSPI in
slave mode
Size
SIZ[1:0]
Indicates the number of bytes remaining to be transferred during a
bus cycle
Slave Select
SS
Causes serial transmission when QSPI is in slave mode; chip-se-
lect in master mode
TPU3 Clock
T2CLK
TPU3 clock input
TPU3 I/O Channels
TP[15:0]
Bidirectional TPU3 channels
Three-State Control
TSC
Places all output drivers in a high impedance state
SCI Transmit Data
TXD1, TXD2
Serial output from the SCI
Clock Mode Select
VDDSYN/MODCLK Selects the source of the internal system clock
CMFI Block 0 Program/
Erase Enable
EPEB0
When asserted, allows CMFI block 0 to be programmed or erased.
External Filter Capacitor
XFC
Connection for external phase-locked loop filter capacitor
Table 2-5 Signal Functions (Continued)
Signal Name
Mnemonic
Function
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.