參數(shù)資料
型號： MC16V1CPU20B1
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100
封裝： TQFP-100
文件頁數(shù)： 68/128頁
文件大小： 571K
代理商： MC16V1CPU20B1
MOTOROLA
MC68HC16V1
44
MC68HC16V1TS/D
3.6.2.7 DTACK Operation
The default operation of DTACK/PD4 can be overridden by driving the ADDR8/DATA8 pin to the states
shown in Table 28.
3.6.2.8 CPU Function Code Operation
The default operation of FC[2:0]/PE[7:5] can be overridden by driving the ADDR9/DATA9 pin to the
states shown in Table 29.
3.6.2.9 CLKOUT Operation
The default operation of CLKOUT/PE4 can be overridden by driving the ADDR0/DATA0 pin to the
states shown in Table 30.
3.6.3 MCU Module Pin Function During Reset
Generally, module pins default to port functions, and input/output ports are set to input state. This is
accomplished by disabling pin functions in the appropriate control registers, and by clearing the appro-
priate port data direction registers. Refer to individual module sections in this manual for more informa-
tion.
3.6.4 Reset Timing
The RESET input must be asserted for a specified minimum period for reset to occur. External RESET
assertion can be delayed internally for a period equal to the longest bus cycle time (or the bus monitor
time-out period) in order to protect write cycles from being aborted by reset. While RESET is asserted,
SLIM pins are either in an inactive, high-impedance state or are driven to their inactive states.
When an external device asserts RESET for the proper period, reset control logic clocks the signal into
an internal latch. The control logic drives the RESET pin low for an additional 512 CLKOUT cycles after
it detects that the RESET signal is no longer being externally driven, to guarantee this length of reset
to the entire system.
If an internal source asserts a reset signal, the reset control logic asserts RESET for a minimum of 512
cycles. If the reset signal is still asserted at the end of 512 cycles, the control logic continues to assert
RESET until the internal reset signal is negated.
Table 28 DTACK/PD4 Default Configuration Override
Shadow Bit
ADDR8/DATA8
Pin Configuration
PCON4
0
PD4
1DTACK
Table 29 FC[2:0]/PE[7:5] Default Configuration Override
Shadow Bit
ADDR9/DATA9
Pin Configuration
PCON3
0
PE[7:5]
1
FC[2:0]
Table 30 CLKOUT/PE4 Default Configuration Override
Shadow Bit
ADDR0/DATA0
Pin Configuration
PCON1
0
PE4
1
CLKOUT
相關(guān)PDF資料
PDF描述
MC2670L DOT MAT LCD DRVR AND DSPL CTLR, CDIP28
MC2670P DOT MAT LCD DRVR AND DSPL CTLR, PDIP28
MC2671AS 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2671AL 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2675B5S SPECIALTY MICROPROCESSOR CIRCUIT, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC16XSD200FK 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Dual 16 mOhm High Side Switch
MC16Z1CFC25B1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC16Z1CPV20B1 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk
MC16Z3BCAG16 功能描述:16位微控制器 - MCU 16BIT MCU 4KRAM 8KROM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MC-17 功能描述:TERM BARRIER 17CIRC DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁（雙） 特點:法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對苯二甲酸丁二酯（PBT），玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*