參數資料
型號: MC16V1CPU20B1
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100
封裝: TQFP-100
文件頁數: 62/128頁
文件大小: 571K
代理商: MC16V1CPU20B1
MC68HC16V1
MOTOROLA
MC68HC16V1TS/D
39
Figure 11 RD and WR Generation
3.5.10 Data Transfer Acknowledge
External bus cycles must be terminated by DTACK. DTACK can be supplied either by SLIM chip-select
logic or by asserting the DTACK pin if it is configured for its primary function. Modules internal to the
MCU supply their own DTACK after completing a bus cycle. During a read cycle, DTACK signals the
MCU to terminate the bus cycle and latch data. During a write cycle, DTACK indicates that data has
been successfully stored and that the cycle can end. If the DTACK pin is asserted before SLIM chip-
select logic generates DTACK, the EBI terminates the bus cycle without waiting for the chip-select logic
to do so.
3.5.11 Data Transfer Mechanism
The MCU architecture supports byte or word operand transfers. The EBI can be configured to support
either 8 or 16-bit data bus operation on a per chip-select basis. Dynamic bus sizing by external devices
is not supported.
Each port (port referring to the width of the data path that an external device uses during a data transfer)
is assigned to particular bits of the data bus. A 16-bit port is assigned to data bus bits [15:0], and an 8-
bit port is assigned to data bus bits [15:8].
In multiplexed modes, address and data share the same bus. In the first part of the bus cycle the ad-
dress is driven on the address/data bus. At this time, an external device should use ALE to latch the
address. The address/data bus is then used for data transfer.
Operand bytes are designated as shown in Figure 12. OP0 is the most significant byte of a long-word
operand, and OP3 is the least significant byte. The two bytes of a word-length operand are OP0 (most
significant) and OP1. The single byte of a byte-length operand is OP0.
Figure 12 Operand Byte Order
3.5.12 Operand Alignment
The data multiplexer establishes the necessary connections for different combinations of address and
data sizes. Positioning of bytes is determined by the SIZE and ADDR0 outputs. SIZE indicates whether
a byte (SIZE = 1) or a word (SIZE = 0) remains to be transferred during the current bus cycle.
ADDR0 also affects the operation of the data multiplexer. During an operand transfer, ADDR[17:1] in-
dicate the word base address of the portion of the operand to be accessed, and ADDR0 indicates the
byte offset from the base.
Operand
Byte Order
31
24
23
16
15
8
7
0
Long Word
OP0
OP1
OP2
OP3
Word
OP0
OP1
Byte
OP0
16 R/W RD/WR SIGNALS
WR
R/W
DS
RD
相關PDF資料
PDF描述
MC2670L DOT MAT LCD DRVR AND DSPL CTLR, CDIP28
MC2670P DOT MAT LCD DRVR AND DSPL CTLR, PDIP28
MC2671AS 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2671AL 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2675B5S SPECIALTY MICROPROCESSOR CIRCUIT, CDIP40
相關代理商/技術參數
參數描述
MC16XSD200FK 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Dual 16 mOhm High Side Switch
MC16Z1CFC25B1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC16Z1CPV20B1 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk
MC16Z3BCAG16 功能描述:16位微控制器 - MCU 16BIT MCU 4KRAM 8KROM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
MC-17 功能描述:TERM BARRIER 17CIRC DUAL ROW RoHS:是 類別:連接器,互連式 >> 接線座 - 隔板塊 系列:M 標準包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數:15 導線入口數目:30 間距:0.438"(11.12mm) 行數:2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁(雙) 特點:法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對苯二甲酸丁二酯(PBT),玻璃纖維增強型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115