參數(shù)資料
型號(hào)： MC16V1CPU20B1
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, MROM, 20.97 MHz, MICROCONTROLLER, PQFP100
封裝： TQFP-100
文件頁數(shù)： 64/128頁
文件大?。?/td> 571K
代理商： MC16V1CPU20B1
MOTOROLA
MC68HC16V1
40
MC68HC16V1TS/D
3.5.13 Misaligned Operands
The CPU16 processor uses a basic operand size of 16 bits. An operand is misaligned when it overlaps
a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even address), the
address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address is on a byte
boundary only. A byte operand is aligned at any address; a word or long-word operand is misaligned at
an odd address.
The CPU16 can perform misaligned word transfers. The CPU16 treats misaligned long-word transfers
as two misaligned word transfers. Misaligned transfers entail a substantial performance penalty.
3.5.14 Operand Transfer Cases
Address and data buses, which can be either multiplexed or non-multiplexed, and various control sig-
nals, bring about the transfer of data between the EBI and external devices. Signals issued by the bus
master control data movement across the bus within an asynchronous bus structure.
Table 20 is a summary of how operands are aligned for various types of transfers. OPn entries are por-
tions of a requested operand that are read or written during a bus cycle and are defined by SIZE and
ADDR0 for that bus cycle.
Using external logic, the SIZE and ADDR0 signals can be decoded with an active low chip-select to gen-
erate active low upper and lower byte chip-selects for a 16-bit memory block composed of two 8-bit de-
vices. Figure 13 shows a typical circuit.
Figure 13 Upper and Lower Byte Chip-Select Generation
1. There is no way to externally differentiate long word transfers from word transfers. Aligned
long word transfers are treated as two aligned word transfers. Misaligned long word trans-
fers are treated as two misaligned word transfers.
2. “X” indicates that the state of the signal has no effect upon operand alignment.
Table 20 Operand Alignment
Transfer Case1
SIZE
ADDR0
DATA[15:8]
DATA[7:0]
Byte to 8-Bit Port (Even/Odd)
X2
0/1
OP0
—
Byte to 16-Bit Port (Even)
1
0
OP0
—
Byte to 16-Bit Port (Odd)
1
—
OP0
Word to 8-Bit Port (Aligned/Misaligned)
0/1
OP0
—
Word to 16-Bit Port (Aligned)
0
OP0
OP1
Word to 16-Bit Port (Misaligned)
X
1
—
OP0
UPPER BYTE
CHIP SELECT
16 8/16-BIT DECODE
(DATA [15:8])
ADDR0
LOWER BYTE
CHIP SELECT
(DATA [7:0])
CHIP SELECT
ADDR0
SIZE
CHIP SELECT
相關(guān)PDF資料
PDF描述
MC2670L DOT MAT LCD DRVR AND DSPL CTLR, CDIP28
MC2670P DOT MAT LCD DRVR AND DSPL CTLR, PDIP28
MC2671AS 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2671AL 1 CHANNEL(S), SERIAL COMM CONTROLLER, CDIP40
MC2675B5S SPECIALTY MICROPROCESSOR CIRCUIT, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC16XSD200FK 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Dual 16 mOhm High Side Switch
MC16Z1CFC25B1 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC16Z1CPV20B1 制造商:Rochester Electronics LLC 功能描述:16 BIT MCU, 1K RAM - Bulk
MC16Z3BCAG16 功能描述:16位微控制器 - MCU 16BIT MCU 4KRAM 8KROM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MC-17 功能描述:TERM BARRIER 17CIRC DUAL ROW RoHS:是 類別:連接器，互連式 >> 接線座 - 隔板塊 系列:M 標(biāo)準(zhǔn)包裝:10 系列:Beau™ 38780 端接塊類型:阻隔塊 電路數(shù):15 導(dǎo)線入口數(shù)目:30 間距:0.438"（11.12mm） 行數(shù):2 電流:15A 電壓:300V 線規(guī):14-22 AWG 頂部端子:螺釘 底部端子:焊片 阻擋層類型:雙壁（雙） 特點(diǎn):法蘭 顏色:黑 包裝:散裝 安裝類型:通孔 工作溫度:- 材料 - 絕緣體:聚對(duì)苯二甲酸丁二酯（PBT），玻璃纖維增強(qiáng)型 材料可燃性額定值:UL94 V-0 其它名稱:038780-111538780-1115387801115
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*