- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9920ABBCZRL (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9920ABBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 74/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 標準包裝： | 2,000 |
| 位數(shù)： | 12 |
| 電壓 - 電源，模擬： | 1.6 V ~ 2 V |
| 電壓 - 電源，數(shù)字： | 1.6 V ~ 2 V |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁當(dāng)前第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
AD9920A
Rev. B | Page 64 of 112
GENERAL-PURPOSE OUTPUTS (GPOs)
The AD9920A provides programmable outputs to control a
mechanical shutter, the strobe/flash, the CCD bias select signal,
or any other external component with general-purpose (GP)
signals. Eight GP signals, with up to four toggles each, are
available to be programmed and assigned to special GPO pins.
These pins are bidirectional and allow visibility (as an output)
and external control (as an input) of HBLK, PBLK, CLPOB, and
OUT_CONTROL. The GPO registers are described in Table 45.
Note that GPO5 and GPO6 are used to control the SG signals
for the V5 and V6 outputs of the AD9920A. See the SG Control
Using GPO section for more information.
GP Toggles
When configured as an output, each GPO output can deliver a
signal that is the result of programmable toggle positions. The
GP signals are independent and can be linked to a specific VD
period or to a range of VD periods via the primary or secondary
field counters through the GP protocol register (Address 0x73).
As a result of their associations with the field counters, the GP
toggles inherit the characteristics of the field counters, such as
RapidShot and ShotTimer.
To program the GP toggles, complete the following steps:
1.
Program the toggle positions (Address 0x7C to
Address 0xAB).
2.
Program the GP protocol (Address 0x73).
3.
Program the counter parameters (Address 0x71 to
Address 0x72).
4.
Activate the counter (Address 0x70).
For Protocol 1 (no counter association), skip Step 3 and Step 4.
With these four steps, the GP signals can be programmed to
accomplish many common tasks. Careful protocol selection and
application of the field counters yields efficient results to allow
the GP signals smooth integration with concurrent operations.
Note that the SUBCK and VSG masks are linked to the primary
counter; however, if their parameters are 0, the GPO can use the
primary counter without expose/read activity.
The secondary counter is independent and can be used simul-
taneously with the primary counter. Some applications may
require the use of both primary and secondary field counters
with different GPO protocols, start times, and durations. Such
operations are easily handled by the AD9920A.
Several simple examples of GPO applications using only one
GPO and one field counter follow. These examples can be used
as building blocks for more complex GPO activity. In addition,
specific GPO signals can be passed through a four-input lookup
table (LUT) to realize combinational logic between them. For
example, GP1 and GP2 can be sent through an XOR lookup
table, and the result can be delivered on GP1, GP2, or both. In
addition, GP1 or GP2 can deliver its original toggles.
Table 45. GPO Registers
Register
Length (Bits)
Range
Description
GP1_PROTOCOL
3
0 to 7
0 = idle
GP2_PROTOCOL
3
0 to 7
1 = no counter association; use MANUAL_TRIG bits to enable each GP signal.
GP3_PROTOCOL
3
0 to 7
2 = test only.
GP4_PROTOCOL
3
0 to 7
3 = test only.
GP5_PROTOCOL
3
0 to 7
4 = link to mode counter (from vertical timing generation).
GP6_PROTOCOL
3
0 to 7
5 = link to primary counter (also allows GP signals to repeat with RapidShot).
GP7_PROTOCOL
3
0 to 7
6 = link to secondary counter (also allows GP signals to repeat with RapidShot).
GP8_PROTOCOL
3
0 to 7
7 = keep on.
MANUAL_TRIG
8
On/off
Manual trigger for each GP signal. For use with Protocol 1.
GP[1:8]_POL
8
Low/high
Starting polarity for GP signals. Only updated when GPx_PROTOCOL = 0.
SEL_GP[1:8]
8
On/off
1 = select GP toggles visible at GPO1 to GPO4, GPO7, and GPO8 when output is
enabled (default).
0 = select vertical signals visible at GPO4 to GPO8 when output is enabled.
GPO4: XSUBCK.
GPO5: XV21.
GPO6: XV22.
GPO7: XV23.
GPO8: XV24.
GPO_OUTPUT_EN
8
On/off
1 = enable GPO1 to GPO4, GPO7, and GPO8 outputs (one bit per output).
0 = disable GPO1 to GPO4, GPO7, and GPO8 outputs; pins are high-Z (default).
GPx_USE_LUT
8
On/off
Send GP signals through a programmable lookup table (LUT).
LUT_FOR_GP12
4
Logic setting
Desired logic to be realized on GPO1 combined with GPO2.
LUT_FOR_GP34
4
Logic setting
Desired logic to be realized on GPO3 combined with GPO4.
LUT_FOR_GP56
4
Logic setting
Desired logic to be realized on GPO5 combined with GPO6.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
| ADADC80-Z-12 | IC ADC 12BIT INTEGRATED 32-CDIP |
| ADATE207BBPZ | IC TIMING FORMATTER QUAD 256BGA |
| ADC0804LCN | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9920BBCZ | 制造商:Analog Devices 功能描述: |
| AD9920BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9921BBCZ | 制造商:Analog Devices 功能描述: |
| AD9921BBCZRL | 制造商:Analog Devices 功能描述: |
| AD9923A | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。