- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9920ABBCZRL (Analog Devices Inc)IC PROCESSOR CCD 12BIT 105CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9920ABBCZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/112頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR CCD 12BIT 105CSPBGA |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 位數(shù)： | 12 |
| 電壓 - 電源，模擬： | 1.6 V ~ 2 V |
| 電壓 - 電源，數(shù)字： | 1.6 V ~ 2 V |
| 封裝/外殼： | 105-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 105-CSPBGA（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
AD9920A
Rev. B | Page 101 of 112
Table 59. Shutter and GPO Registers
Address
Data
Bits
Default
Value
Update
Type
Name
Description
0x70
[2:0]
0
VD
PRIMARY_ACTION
Select action for primary and secondary counters.
[5:3]
0
SECOND_ACTION
0 = idle (do nothing): autoreset on VD.
1 = activate counter (primary: automatic exposure/read).
2 = RapidShot: wrap/repeat counter.
3 = ShotTimer: delay start of count.
4 = ShotTimer with RapidShot.
5 = SLR exposure (manual).
6 = SLR read (manual).
7 = force to idle.
[13:6]
0
MANUAL_TRIG
1: manual trigger for GP signals when Protocol 1 is selected.
Bit 6: GP1 manual trigger.
Bit 13: GP8 manual trigger.
0x71
[12:0]
0
VD
PRIMARY_MAX
Primary counter maximum value.
[24:13]
0
SECOND_MAX
Secondary counter maximum value.
[27:25]
0
VDHD_MASK
Mask VD/HD during counter operation.
0x72
[12:0]
0
VD
PRIMARY_DELAY
Number of fields to delay before the next primary count (exposure)
starts. For ShotTimer with RapidShot, the delay value is used between
each repetition.
[13]
0
PRIMARY_SKIP
For ShotTimer with RapidShot, use the primary delay value only before
the first count (exposure).
[26:14]
0
SECOND_DELAY
Number of fields to delay before the next secondary count (exposure)
starts. For ShotTimer with RapidShot, the delay value is used between
each repetition.
[27]
0
SECOND_SKIP
For ShotTimer with RapidShot, use the secondary delay value only
before the first count (exposure).
0x73
[2:0]
0
VD
GP1_PROTOCOL
Selects protocol for each general-purpose signal.
[5:3]
0
GP2_PROTOCOL
0 = idle.
[8:6]
0
GP3_PROTOCOL
1 = no counter association. Use MANUAL_TRIG bits to enable each GP
signal.
[11:9]
0
GP4_PROTOCOL
2 = test use only.
[14:12]
0
GP5_PROTOCOL
3 = test use only.
[17:15]
0
GP6_PROTOCOL
4 = link to mode counter.
[20:18]
0
GP7_PROTOCOL
5 = link to primary counter.
[23:21]
0
GP8_PROTOCOL
6 = link to secondary counter.
7 = keep on.
0x74
[12:0]
0
VD
SGMASK_NUM
Exposure duration (number of fields to mask SG) for LS operation.
[25:13]
0
VD/SG
SUBCKMASK_NUM
Exposure + readout duration (number of fields to mask SUBCK) for LS.
[26]
0x01
VD/SG
SUBCKTOG_UPDATE
0 = SUBCK HP toggles and the registers involved in SUBCK masking
(Register 0x78 and Register 0x74, Bits[27:13]) are updated at SG line.
1 = updated at update line (VD updated).
[27]
0
VD/SG
SUBCKMASK_SKIP1
Skip the SUBCK mask for the first exposure field only.
0x75
[0]
0
VD/SG
Test
Test purpose only. Must be set to 0.
[13:1]
0
SUBCKSUPPRESS
Number of lines after VSG line to begin SUBCK pulses.
[26:14]
0
SUBCKNUM
Number of SUBCK pulses per field. Must be set less than VDLEN.
[27]
0
SG_SUPPRESS
Suppress the SG and allow SUBCK to finish at SUBCKNUM.
0x76
[0]
0
VD/SG
SUBCK_POL
SUBCK start polarity.
[1]
0
TESTMODE
Test use only. Must be set to 0.
0x77
[13:0]
0
VD/SG
SUBCK_TOG1
SUBCK Toggle Position 1.
[27:14]
0
SUBCK_TOG2
SUBCK Toggle Position 2.
0x78
[13:0]
0
VD/SG
SUBCKHP_TOG1
High precision SUBCK Toggle Position 1.
[27:14]
0
SUBCKHP_TOG2
High precision SUBCK Toggle Position 2.
0x79
[25:0]
0
VD
TESTMODE
Test use only. Must be set to 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
| ADADC80-Z-12 | IC ADC 12BIT INTEGRATED 32-CDIP |
| ADATE207BBPZ | IC TIMING FORMATTER QUAD 256BGA |
| ADC0804LCN | IC ADC 8-BIT 10KSPS 1LSB 20-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9920BBCZ | 制造商:Analog Devices 功能描述: |
| AD9920BBCZRL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9921BBCZ | 制造商:Analog Devices 功能描述: |
| AD9921BBCZRL | 制造商:Analog Devices 功能描述: |
| AD9923A | 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with V-Driver and Precision Timing⑩ Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。