參數(shù)資料
型號: AD9920ABBCZRL
廠商: Analog Devices Inc
文件頁數(shù): 72/112頁
文件大?。?/td> 0K
描述: IC PROCESSOR CCD 12BIT 105CSPBGA
標準包裝: 2,000
位數(shù): 12
電壓 - 電源,模擬: 1.6 V ~ 2 V
電壓 - 電源,數(shù)字: 1.6 V ~ 2 V
封裝/外殼: 105-LFBGA,CSPBGA
供應商設備封裝: 105-CSPBGA(8x8)
包裝: 帶卷 (TR)
AD9920A
Rev. B | Page 62 of 112
SUBCK PROGRAMMABLE SETTINGS:
1. PULSE POLARITY USING THE SUBCK_POL REGISTER.
2. NUMBER OF PULSES WITHIN THE FIELD USING THE SUBCKNUM REGISTER (SUBCKNUM = 3 IN THIS EXAMPLE).
3. PIXEL LOCATION OF PULSE WITHIN THE LINE AND PULSE WIDTH PROGRAMMED USING THE SUBCK_TOG1 TOGGLE POSITION REGISTER.
VD
SUBCK
tEXP
VSG
HD
tEXP
06
87
8-
0
81
Figure 81. Normal SUBCK Operation
VD
SUBCK
NOTES
1. SECOND SUBCK PULSE IS ADDED IN THE LAST SUBCK LINE.
2. LOCATION OF SECOND PULSE IS FULLY PROGRAMMABLE USING THE SUBCKHP TOGGLE POSITION REGISTERS.
VSG
HD
tEXP
0
68
78
-0
82
Figure 82. High Precision SUBCK Operation
VD
SUBCK
VSG
TRIGGER
EXPOSURE
(0x70)
tEXP
NOTES
1. SUBCK CAN BE SUPPRESSED FOR MULTIPLE FIELDS BY PROGRAMMING THE EXPOSURE REGISTER TO BE GREATER THAN 0.
2. THIS EXAMPLE USES EXPOSURE = 1.
3. TRIGGER REGISTER MUST ALSO BE USED TO START THE LOW SPEED EXPOSURE.
4. VD/HD OUTPUTS CAN ALSO BE SUPPRESSED USING THE VDHD_MASK REGISTER = 1.
06
87
8-
08
3
Figure 83. Low Speed SUBCK Operation (SUBCKMASK_SKIP1 = 1)
相關PDF資料
PDF描述
AD9978BCPZRL IC PROCESSOR CCD 14BIT 40-LFCSP
ADADC71KD IC ADC 16BIT HIGH RES 32-CDIP
ADADC80-Z-12 IC ADC 12BIT INTEGRATED 32-CDIP
ADATE207BBPZ IC TIMING FORMATTER QUAD 256BGA
ADC0804LCN IC ADC 8-BIT 10KSPS 1LSB 20-DIP
相關代理商/技術參數(shù)
參數(shù)描述
AD9920BBCZ 制造商:Analog Devices 功能描述:
AD9920BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9921BBCZ 制造商:Analog Devices 功能描述:
AD9921BBCZRL 制造商:Analog Devices 功能描述:
AD9923A 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with V-Driver and Precision Timing⑩ Generator