- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382773 > ZPSD813F1V Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) PDF資料下載
參數(shù)資料
| 型號： | ZPSD813F1V |
| 英文描述： | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
| 中文描述： | Flash在系統(tǒng)可編程Mirocomputer外設(shè)（閃速，在系統(tǒng)可編程微控制器外圍器件，100萬位閃速存儲器，256K位的EEPROM，16K的位的SRAM） |
| 文件頁數(shù)： | 27/130頁 |
| 文件大小： | 650K |
| 代理商： | ZPSD813F1V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
Prelimnary
PSD813F Famly
23
WRITE AAh to
Address 555h
WRITE 55h to
Address AAAh
WRITE A0h to
Address 555h
Page Write
Instruction
SDP is set
WRITE AAh to
Address 555h
WRITE 55h to
Address AAAh
WRITE A0h to
Address 555h
WRITE Data to
be Written in
any Address
Page Write
Instruction
SDP
Set
SDP
not Set
Write
in Memory
Write Data
+
SDP Set
after tWC
(Write Cycle Time)
WRITE
is enabled
SDP ENABLE ALGORITHM
Figure 3. EEPROM SDP Enable Flowcharts
The
PSD813F
Functional
Blocks
(cont.)
9.1.1.6.3 EEPROM Software Data Protect (SDP)
(cont.)
To enable SDP mode at run time, the MCU must write three specific data bytes at three
specific memory locations, as shown in Figure 3. Any further writes to EEPROM when SDP
is set will require this same sequence, followed by the byte(s) to write. The first SDP enable
sequence can be followed directly by the byte(s) to be written.
To disable SDP mode, the MCU must write specific bytes to six specific locations, as shown
in Figure 4.
The MCU must not be executing code from EEPROM when these instructions are invoked.
The MCU must be operating from some other memory when enabling or disabling SDP
mode.
The state of SDP mode is not changed by power on/off sequences (nonvolatile). When
either the SDP enable or SDP disable instructions are issued from the MCU, the MCU must
use the Toggle bit (status bit DQ6) or the Ready/Busy output pin to check programming
status. The Ready/Busy output is driven low from the first write of AAh @ 555h until the
completion of the internal storage sequence. Data Polling (status bit DQ7) is not supported
when issuing the SDP enable or SDP disable commands.
Note:
Using the SDP sequence (enabling, disabling, or writing data) is initiated when
specific bytes are written to addresses on specific “pages” of EEPROM memory, with no
more than 120 μsec between writes. The addresses 555h and AAAh are located on
different pages of EEPROM. This is how the PSD813F distinguishes these instruction
sequences from ordinary writes to EEPROM, which are expected to be within a single
EEPROM page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZR33771GC-40 | Cell Rectifier Diodes |
| ZR33771GM-20 | Cell Rectifier Diodes |
| ZR33771GM-30 | Cell Rectifier Diodes |
| ZR33771GM-40 | Cell Rectifier Diodes |
| ZR33771PQC-20 | Cell Rectifier Diodes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZPSD813F1V-15J | 制造商:WSI 功能描述: |
| ZPSD813F1V-15J-CC790 | 制造商:STMicroelectronics 功能描述:Flash In SystemProgrammable Mirocomputer Peripherals |
| ZPSD813F1V-20J | 制造商:WSI 功能描述: |
| ZPSD813F2-12JI | 制造商:WSI 功能描述: 制造商:WSI 功能描述:1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| ZPSD813F2-12UI | 制造商:WSI 功能描述: 制造商:WSI 功能描述:1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。