
xr
XRT94L33
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
Rev.1.2.0.
133
1.3.4.2
THE MOTOROLA MODE WRITE CYCLE
Whenever a Motorola-type
C/P wishes to write a byte or word of data into a register or buffer location,
within the UNI, it should do the following.
1. Assert the ALE_AS (Address Select) input pin by toggling it “l(fā)ow”. This step enables the “Address Bus”
input drivers (within the UNI chip).
2. Place the address of the “target” register or buffer location (within the UNI), on the Address Bus input pins,
A[14:0].
3.
While the
C/P is placing this address value onto the Address Bus, the Address-Decoding circuitry
(within the user’s system) should assert the CS* (Chip Select) input pins of the UNI by toggling it “l(fā)ow”. This
step enables further communication between the
C/P and the UNI Microprocessor Interface block.
4. After allowing the data on the Address Bus pins to settle (by waiting the appropriate “Address Setup” time),
the
C/P should toggle the ALE_AS input pin “high”. This step causes the UNI device to “l(fā)atch” the contents
of the “Address Bus” into its own circuitry. At this point, the Address of the register or buffer location (within
the UNI), has now been selected.
5.
Further, the
C/P should indicate that this current bus cycle is a “Write” operation by toggling the
WRB_RW (R/W*) input pin “l(fā)ow”.
6. The
C/P should then place the byte or word that it intends to write into the “target” register, on the bi-
directional data bus, D[15:0].
7. Next, the
C/P should initiate the bus cycle by toggling the RdB_DS (Data Strobe) input pin “l(fā)ow”. When
the XRT94L33 senses that the WRB_RW (R/W*) input pin is “high” and that the RdB_DS (Data Strobe) input
pin has toggled “l(fā)ow”, it will enable the “input drivers” of the bidirectional data bus, D[7:0].
8. After waiting the appropriate time, for this newly placed data to settle on the bi-directional data bus (e.g.,
the “Data Setup” time) the UNI will assert the Rdy_Dtck output signal.
9. After the
C/P detects the Rdy_Dtck signal (from the UNI), the C/P should toggle the RdB_DS input
pin “high”. This action accomplishes two things.
a. It latches the contents of the bi-directional data bus into the XRT94L33 Microprocessor Interface block.
b. It terminates the “Write” cycle.
Figure 7 presents a timing diagram which illustrates the behavior of the Microprocessor Interface signals,