
XRT84L38
XII
OCTAL T1/E1/J1 FRAMER
REV. 1.0.1
R
ECEIVE
U
SER
IDLE C
ODE
R
EGISTER
(UCR) (I
NDIRECT
A
DDRESS
= 0
XN
02H, 0
X
80H - 0
X
97H)............... 376
12.4 HOW TO CONFIGURE THE XRT84L38 FRAMER TO EXTRACT ROBBED-BIT SIGNALING INFORMATION
376
12.4.1 CONFIGURE THE FRAMER TO RECEIVE AND EXTRACT ROBBED-BIT SIGNALING....................................... 376
R
ECEIVE
S
IGNALING
C
ONTROL
R
EGISTER
(RSCR) (I
NDIRECT
A
DDRESS
= 0
XN
2H, 0
X
A0H - 0
X
B7H) ......... 376
F
RAMER
I
NTERRUPT
E
NABLE
R
EGISTER
(FIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
05H)............................. 377
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
00H) .............................. 377
F
RAMER
I
NTERRUPT
S
TATUS
R
EGISTER
(FISR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
04H)............................ 377
S
IGNALING
C
HANGE
R
EGISTERS
(SCR) (I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
0DH - 0
X
10H).......................... 378
12.4.1.1 S
TORE
S
IGNALING
B
ITS
INTO
RSRA R
EGISTER
A
RRAY
..................................................................................... 378
R
ECEIVE
S
IGNALING
R
EGISTER
A
RRAY
(RSRA) (I
NDIRECT
A
DDRESS
= 0
XN
4H, 0
X
00H - 0
X
1FH) .............. 378
12.4.1.2 O
UTPUTTING
S
IGNALING
B
ITS
THROUGH
R
X
S
IG
_
N
P
IN
...................................................................................... 378
R
ECEIVE
I
NTERFACE
C
ONTROL
R
EGISTER
(RICR) (I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
20H)......................... 379
F
IGURE
125. T
IMING
DIAGRAM
OF
R
X
S
IG
_
N
O
UTPUT
PIN
.............................................................................................................. 379
12.4.1.3 O
UTPUTTING
S
IGNALING
B
ITS
FROM
R
X
OH_
N
P
IN
............................................................................................ 379
F
IGURE
126. T
IMING
DIAGRAM
OF
THE
R
X
OH_
N
O
UTPUT
PIN
........................................................................................................ 379
R
ECEIVE
S
IGNALING
C
ONTROL
R
EGISTER
(RSCR) (I
NDIRECT
A
DDRESS
= 0
XN
2H, 0
X
A0H - 0
X
BFH).......... 380
12.4.1.4 S
END
S
IGNALING
D
ATA
THROUGH
R
X
S
ER
_
N
P
IN
............................................................................................... 380
12.4.1.5 S
IGNALING
D
ATA
S
UBSTITUTION
....................................................................................................................... 380
R
ECEIVE
S
IGNALING
C
ONTROL
R
EGISTER
(RSCR) (I
NDIRECT
A
DDRESS
= 0
XN
2H, 0
X
A0H - 0
X
BFH)......... 380
R
ECEIVE
S
UBSTITUTION
S
IGNALING
R
EGISTER
(RSSR) (I
NDIRECT
A
DDRESS
= 0
XN
02H, 0
X
80H - 0
X
9FH). 380
R
ECEIVE
S
IGNALING
C
ONTROL
R
EGISTER
(RSCR) (I
NDIRECT
A
DDRESS
= 0
XN
2H, 0
X
40H - 0
X
5FH).......... 381
12.5 HOW TO CONFIGURE THE FRAMER TO DETECT ALARMS AND ERROR CONDITIONS...................... 381
12.5.1 HOW TO CONFIGURE THE FRAMER TO DETECT AIS ALARM........................................................................... 381
A
LARM
G
ENERATION
R
EGISTER
(AGR) (I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
08H)......................................... 383
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H)......... 383
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H) .............................. 383
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ............................ 384
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ............................ 384
12.5.2 HOW TO CONFIGURE THE FRAMER TO DETECT RED ALARM......................................................................... 384
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H)......... 385
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H) .............................. 385
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ........................... 385
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ........................... 386
12.5.3 HOW TO CONFIGURE THE FRAMER TO DETECT YELLOW ALARM ................................................................. 386
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H).......... 386
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H) .............................. 386
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ........................... 387
12.5.4 HOW TO CONFIGURE THE FRAMER TO DETECT CAS MULTI-FRAME YELLOW ALARM............................... 387
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H)......... 387
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H) .............................. 388
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ........................... 388
12.5.5 HOW TO CONFIGURE THE FRAMER TO DETECT BIPOLAR VIOLATION.......................................................... 388
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H)......... 389
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H)............................... 389
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ............................ 389
12.5.6 HOW TO CONFIGURE THE FRAMER TO DETECT LOSS OF SIGNAL ................................................................ 389
A
LARM
AND
E
RROR
I
NTERRUPT
E
NABLE
R
EGISTER
(AEIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
03H).......... 390
B
LOCK
I
NTERRUPT
E
NABLE
R
EGISTER
(BIER) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
01H)............................... 390
A
LARM
AND
E
RROR
S
TATUS
R
EGISTER
(AESR) (I
NDIRECT
A
DDRESS
= 0
XN
AH, 0
X
02H) ............................ 390
13.0 DS1 HDLC CONTROLLER BLOCK .................................................................................................. 390
13.1 DS1 TRANSMIT HDLC CONTROLLER BLOCK .......................................................................................... 390
13.1.1 DESCRIPTION OF THE DS1 TRANSMIT HDLC CONTROLLER BLOCK.............................................................. 390
T
RANSMIT
D
ATA
L
INK
S
ELECT
R
EGISTER
(TSDLSR) (I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
0AH) .................... 391
D
ATA
L
INK
C
ONTROL
R
EGISTER
(DLCR) I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
13H)......................................... 392
D
ATA
L
INK
C
ONTROL
R
EGISTER
(DLCR) (I
NDIRECT
A
DDRESS
= 0
XN
0H, 0
X
13H) ....................................... 392
13.1.2 HOW TO CONFIGURE XRT84L38 TO TRANSMIT DATA LINK INFORMATION THROUGH D OR E CHANNELS 392
T
RANSMIT
C
HANNEL
C
ONTROL
R
EGISTER
(TCCR) (I
NDIRECT
A
DDRESS
= 0
XN
2H, 0
X
00H - 0
X
1FH)........... 392