參數(shù)資料
型號(hào): SPD6729QCE
廠商: INTEL CORP
元件分類(lèi): 總線(xiàn)控制器
英文描述: PCMCIA BUS CONTROLLER, PQFP208
封裝: MQFP-208
文件頁(yè)數(shù): 54/116頁(yè)
文件大小: 1442K
代理商: SPD6729QCE
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
PD6729 — PCI-to-PC Card (PCMCIA) Controller
42
Datasheet
5.6
Interrupt Line, Interrupt Pin, Min_Gnt, and Max_Lat
Bits 7-0: Interrupt Line
For other than PCMCIA-controller-type PCI devices, this field indicates interrupt line routing.
Although this register is read/write for PCI compatibility, no interrupt line routing is controlled by
this register on the PD6729. Because the PD6729 must dynamically configure interrupt usage, the
actual routing to the appropriate interrupt line is made by writing to interrupt-type-specific
interrupt control bit settings in the Operation registers (see the Interrupt and General Control
register).
Bits 15-8: Interrupt Pin
For other than PCMCIA-controller-type PCI devices, this read-only field indicates which interrupt
pin the device uses. Because the PD6729 must dynamically configure interrupt usage, the actual
connection of interrupt pins is defined by interrupt control bit settings in the Operation registers
(see the Management Interrupt Configuration register). This field always reads back 01h.
Bits 31-24: Max_Lat
This field indicates the maximum time that can occur between PCI bus accesses to the PD6729
while still efficiently performing transfers to or from PCMCIA cards. The value programmed is in
250-ns increments, based on full-speed PCI_CLK operation. This field always reads back 00h,
indicating that there are no major latency requirements.
Configuration Register Name: Interrupt Line, Interrupt Pin, Min_Gnt, and Max_Lat
Offset: 3Ch
Register Per: chip
Bit 31
Bit 30
Bit 29
Bit 28
Bit 27
Bit 26
Bit 25
Bit 24
Byte 3
Max_Lat
Max_Lat
R:00000000
Bit 23
Bit 22
Bit 21
Bit 20
Bit 19
Bit 18
Bit 17
Bit 16
Byte 2
Min_Gnt
Reserved
R:XXXXXXXX
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Byte 1
Interrupt
Pin
Interrupt Pin
R:00000001
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Byte 0
Interrupt
Line
Interrupt Line
RW:00000000
相關(guān)PDF資料
PDF描述
SPEAR-09-B042 1 CHANNEL(S), 100M bps, I2C BUS CONTROLLER, PBGA289
SPEAR300-2 32-BIT, FLASH, 333 MHz, RISC MICROCONTROLLER, PBGA289
SPL505YC264ATT PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
SPL505YC264BT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPD6730QCB 制造商:Rochester Electronics LLC 功能描述:- Bulk
SPD6832QCB 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
SPD73 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Shielded Surface Mount Inductors
SPD73-103M 功能描述:固定電感器 10uH 20% .067ohm Shield Choke SMT Pwr RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類(lèi)型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm
SPD73-103MTR 功能描述:固定電感器 10 UH 20% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類(lèi)型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm