參數(shù)資料
型號(hào): S1C88104P0A0100
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PBGA240
封裝: VFBGA10H-216
文件頁(yè)數(shù): 19/211頁(yè)
文件大?。?/td> 1802K
代理商: S1C88104P0A0100
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)
S1C8F626 TECHNICAL MANUAL
EPSON
107
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Programmable Timer)
ETU0: 00FF25HD0
ETU1: 00FF25HD2
ETU2: 00FF25HD4
ETU3: 00FF25HD6
ETU4: 00FF2CHD0
ETU5: 00FF2CHD2
ETU6: 00FF2CHD4
ETU7: 00FF2CHD6
Enables or disables the underflow interrupt
generation to the CPU.
When "1" is written: Interrupt is enabled
When "0" is written: Interrupt is disabled
Reading:
Valid
The ETUx register is the interrupt enable register
corresponding to the underflow interrupt factor of
Timer x.
Interrupt in which the ETUx register is set to "1" is
enabled, and the others in which the ETUx register
is set to "0" are disabled.
In the 16-bit mode, the setting of the ETU(L) is
invalid.
At initial reset, this register is set to "0" (interrupt
is disabled).
ETC0: 00FF25HD1
ETC1: 00FF25HD3
ETC2: 00FF25HD5
ETC3: 00FF25HD7
ETC4: 00FF2CHD1
ETC5: 00FF2CHD3
ETC6: 00FF2CHD5
ETC7: 00FF2CHD7
Enables or disables the compare match interrupt
generation to the CPU.
When "1" is written: Interrupt is enabled
When "0" is written: Interrupt is disabled
Reading:
Valid
The ETCx register is the interrupt enable register
corresponding to the compare match interrupt
factor of Timer x.
Interrupt in which the ETCx register is set to "1" is
enabled, and the others in which the ETCx register
is set to "0" are disabled.
In the 16-bit mode, the setting of the ETC(L) is
invalid.
At initial reset, this register is set to "0" (interrupt
is disabled).
FTU0: 00FF29HD0
FTU1: 00FF29HD2
FTU2: 00FF29HD4
FTU3: 00FF29HD6
FTU4: 00FF2EHD0
FTU5: 00FF2EHD2
FTU6: 00FF2EHD4
FTU7: 00FF2EHD6
Indicates the generation of underflow interrupt
factor.
When "1" is read:
Int. factor has generated
When "0" is read:
Int. factor has not generated
When "1" is written: Factor flag is reset
When "0" is written: Invalid
FTUx is the interrupt factor flag corresponding to
interrupt of Timer x, and is set to "1" due to the
counter underflow.
At this point, if the corresponding interrupt enable
register is set to "1" and the corresponding inter-
rupt priority register is set to a higher level than
the setting of the interrupt flags (I0 and I1), an
interrupt is generated to the CPU.
Regardless of the interrupt enable register and
interrupt priority register settings, the interrupt
factor flag is set to "1" when the interrupt genera-
tion condition is met.
To accept the subsequent interrupt after an
interrupt generation, it is necessary to re-set the
interrupt flags (set the interrupt flag to a lower
level than the level indicated by the interrupt
priority registers, or execute the RETE instruction)
and to reset the interrupt factor flag. The interrupt
factor flag is reset to "0" by writing "1".
In the 16-bit mode, the interrupt factor flag FTU(L)
is not set to "1" and Timer(L) interrupt is not
generated. In this mode, the interrupt factor flag
FTU(H) is set to "1" by the underflow of the 16-bit
counter.
At initial reset, this flag is reset to "0".
FTC0: 00FF29HD1
FTC1: 00FF29HD3
FTC2: 00FF29HD5
FTC3: 00FF29HD7
FTC4: 00FF2EHD1
FTC5: 00FF2EHD3
FTC6: 00FF2EHD5
FTC7: 00FF2EHD7
Indicates the generation of compare match inter-
rupt factor.
When "1" is read:
Int. factor has generated
When "0" is read:
Int. factor has not generated
When "1" is written: Factor flag is reset
When "0" is written: Invalid
相關(guān)PDF資料
PDF描述
S1C88317D0A0100 MICROCONTROLLER, UUC170
S1C88308D0A0100 MICROCONTROLLER, UUC170
S1C88308F0A0100 MICROCONTROLLER, PQFP160
S1C88348F 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP16
S1C88316D 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC172
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C88349 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88649 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88650 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88655 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88816 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer