- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98068 > S1C88104P0A0100 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PBGA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | S1C88104P0A0100 |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PBGA240 |
| 封裝： | VFBGA10H-216 |
| 文件頁(yè)數(shù)： | 16/211頁(yè) |
| 文件大?。?/td> | 1802K |
| 代理商： | S1C88104P0A0100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)
104
EPSON
S1C8F626 TECHNICAL MANUAL
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Programmable Timer)
MODE16_A: 00FF30HD7
MODE16_B: 00FF38HD7
MODE16_C: 00FFB0HD7
MODE16_D: 00FFB8HD7
Selects either the 8/16 bit mode.
When "1" is written: 16 bits
× 1 channel
When "0" is written: 8 bits
× 2 channels
Reading:
Valid
MODE16_A, MODE16_B, MODE16_C and
MODE16_D are the 8/16-bit mode selection
registers corresponding to Timers 0 and 1, Timers 2
and 3, Timers 4 and 5, and Timers 6 and 7,
respectively. Select whether Timer(L) and Timer(H)
are used as 2 channels independent 8-bit timers or
as 1 channel combined 16-bit timer.
When "0" is written to the MODE16_A (–D)
register, 8-bit
× 2 channels is selected and when "1"
is written, 16-bit
× 1 channel is selected.
At initial reset, this register is set to "0" (8-bit
× 2
channels).
PTNREN_A: 00FF30HD6
PTNREN_B: 00FF38HD6
PTNREN_C: 00FFB0HD6
PTNREN_D: 00FFB8HD6
Enables/disables the noise rejector in the external
clock input circuit.
When "1" is written: Enabled
When "0" is written: Disabled
Reading:
Valid
Writing "1" to PTNREN_A (–D) enables the noise
rejector for the external clock EXCL0 (–3). The noise
rejector regards pulses less than a 16/fOSC1 seconds
in width as noise and rejects them.
When PTNREN_A (–D) is "0", the external clock
bypasses the noise rejector.
At initial reset, this register is set to "0" (disabled).
CKSEL0: 00FF30HD0
CKSEL1: 00FF31HD0
CKSEL2: 00FF38HD0
CKSEL3: 00FF39HD0
CKSEL4: 00FFB0HD0
CKSEL5: 00FFB1HD0
CKSEL6: 00FFB8HD0
CKSEL7: 00FFB9HD0
Selects the input clock for each timer.
When "1" is written: External clock
When "0" is written: Internal clock
Reading:
Valid
The clock to be input to each timer is selected from
either the external clock (input signal of input
port) or the internal clock (prescaler output clock).
When "0" is written to the CKSELx register, the
internal clock (prescaler output INCLx) is selected
as the input clock for Timer x.
When "1" is written, the external clock (EXCL0
(K04 input) for Timers 0 and 1, EXCL1 (K05 input)
for Timers 2 and 3, EXCL2 (K06 input) for Timers 4
and 5, EXCL3 (K07 input) for Timers 6 and 7) is
selected and the timer functions as an event
counter.
In the 16-bit mode, the setting of the CKSEL(H)
register is invalid.
At initial reset, this register is set to "0" (internal
clock).
PRTF0: 00FF17HD0
PRTF1: 00FF17HD1
PRTF2: 00FF17HD2
PRTF3: 00FF17HD3
PRTF4: 00FF1BHD0
PRTF5: 00FF1BHD1
PRTF6: 00FF1BHD2
PRTF7: 00FF1BHD3
Selects the source clock for each timer (when
internal clock is used).
When "1" is written: fOSC1
When "0" is written: fOSC3
Reading:
Valid
When "1" is written to the PRTFx register, the
OSC1 clock is selected as the source clock for
Timer x.
When "0" is written, the OSC3 clock is selected.
At initial reset, this register is set to "0" (fOSC3).
PST00–PST02: 00FF14HD0–D2
PST10–PST12: 00FF14HD4–D6
PST20–PST22: 00FF15HD0–D2
PST30–PST32: 00FF15HD4–D6
PST40–PST42: 00FF18HD0–D2
PST50–PST52: 00FF18HD4–D6
PST60–PST62: 00FF19HD0–D2
PST70–PST72: 00FF19HD4–D6
Selects the input clock for each timer (when internal
clock is used).
It can be selected from 8 types of division ratio
shown in Tables 5.10.9.1(a) and (b).
This register can also be read.
At initial reset, this register is set to "0".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S1C88317D0A0100 | MICROCONTROLLER, UUC170 |
| S1C88308D0A0100 | MICROCONTROLLER, UUC170 |
| S1C88308F0A0100 | MICROCONTROLLER, PQFP160 |
| S1C88348F | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP16 |
| S1C88316D | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC172 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S1C88349 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88649 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88650 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88655 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
| S1C88816 | 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。