參數(shù)資料
型號: S1C88104P0A0100
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PBGA240
封裝: VFBGA10H-216
文件頁數(shù): 169/211頁
文件大?。?/td> 1802K
代理商: S1C88104P0A0100
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁當(dāng)前第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁
52
EPSON
S1C8F626 TECHNICAL MANUAL
5 PERIPHERAL CIRCUITS AND THEIR OPERATION (Serial Interface)
5.7 Serial Interface
5.7.1 Configuration of serial interface
The S1C8F626 incorporates two channels of full
duplex serial interface ports (when asynchronous
system is selected) that allow the user to select
either clock synchronous system or asynchronous
system.
The data transfer method can be selected in soft-
ware.
When the clock synchronous system is selected, 8-
bit data transfer is possible.
When the asynchronous system is selected, either 7-
bit or 8-bit data transfer is possible, and a parity
check of received data and the addition of a parity
bit for transmitting data can automatically be done
by selecting in software.
Figure 5.7.1.1 shows the configuration of the serial
interface.
Note: Channels 0 and 1 of the serial interface are
precisely identical, and the signal and
register names are identified by the channel
number (0 or 1) attached (e.g. the SIN0
terminal is for channel 0 and SIN1 terminal
is for channel 1). This section explains the
serial interface functions in common to both
channels using common signal names with
"x" attached as a substitute for the channel
number (e.g. SIN0/SIN1
→ SINx) except the
part that needs distinction.
Serial interface Ch.0 input/output terminals, SIN0,
_________
SOUT0, SCLK0 and SRDY0 are shared with I/O
ports P10–P13. Serial interface Ch.1 input/output
_________
terminals, SIN1, SOUT1, SCLK1 and SRDY1 are
shared with I/O ports P20–P23. In order to utilize
these terminals for the serial interface input/output
terminals, "1" must be written to the ESIFx register.
Data bus
SOUT0(P11)/
SOUT1(P21)
Serial I/O control
& status register
Received
data buffer
Interrupt
control circuit
Serial input
control circuit
Received data
shift register
Transmitting data
shift register
Serial output
control circuit
SIN0(P10)/
SIN1(P20)
Clock
control circuit
READY output
control circuit
SCLK0(P12)/
SCLK1(P22)
Error detection
circuit
SRDY0(P13)/
SRDY1(P23)
Start bit
detection circuit
Programmable timer 1 underflow signal (Ch.0)
Programmable timer 7 underflow signal (Ch.1)
Interrupt
request
Fig. 5.7.1.1 Configuration of serial interface
At initial reset, these terminals are set as I/O port
terminals.
The direction of I/O port terminals set for serial
interface input/output terminals are determined by
the signal and transfer mode for each terminal.
Furthermore, the settings for the corresponding I/
O control registers for the I/O ports become
invalid.
Table 5.7.1.1 Configuration of input/output terminals
Terminal
When serial interface is selected
P10
P11
P12
P13
P20
P21
P22
P23
SIN0
SOUT0
SCLK0
SRDY0
SIN1
SOUT1
SCLK1
SRDY1
* The terminals used may vary depending on the transfer mode.
The serial interface terminals are configured
according to the transfer mode set using the
registers SMDx0 and SMDx1. SINx and SOUTx are
serial data input and output terminals which
function identically in clock synchronous system
_________
and asynchronous system. SCLKx is exclusively for
use with clock synchronous system and functions
as a synchronous clock input/output terminal.
_________
SRDYx is exclusively for use in clock synchronous
slave mode and functions as a send-receive ready
signal output terminal.
When asynchronous system is selected, since
_________
SCLKx and SRDYx are superfluous, the I/O port
terminals P12/P22 and P13/P23 can be used as I/O
ports.
In the same way, when clock synchronous master
_________
mode is selected, since SRDYx is superfluous, the I/
O port terminal P13/P23 can be used as I/O port.
相關(guān)PDF資料
PDF描述
S1C88317D0A0100 MICROCONTROLLER, UUC170
S1C88308D0A0100 MICROCONTROLLER, UUC170
S1C88308F0A0100 MICROCONTROLLER, PQFP160
S1C88348F 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP16
S1C88316D 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, UUC172
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S1C88349 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88649 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88650 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88655 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer
S1C88816 制造商:EPSON 制造商全稱:EPSON 功能描述:8-bit Single Chip Microcomputer