參數(shù)資料
型號(hào): PCF5083
廠商: NXP Semiconductors N.V.
英文描述: STEEL COVER
中文描述: GSM信號(hào)處理IC
文件頁(yè)數(shù): 42/136頁(yè)
文件大?。?/td> 602K
代理商: PCF5083
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
1996 Oct 29
42
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
It should be noted that:
A LOW-to-HIGH transition of MMIREQ is detected
independent of HWCTRL_REG[MMICLK] respectively.
As long as HWCTRL_REG[MMICLK] = 1, the REFON
output stays active even if the SGU enters Sleep mode.
During power-up reset indicated with RST active LOW,
HWCTRL_REG[MMICLK] is set and MMICLK is activated.
8.7
General purpose parallel I/O port
The PCF5083 includes a 6-bit general purpose parallel I/O
port. Every I/O line, except PIO0, has a corresponding
data bit in PORTDATA_REG and a data direction bit in
PORTDDIR_REG. The bits in PORTDATA_REG directly
represent the state of the I/O pins if the port is configured
as an input. Otherwise if the port is configured as output,
the data written to PORTDATA_REG directly represents
the state of the port line. A logic 1 in PORTDDIR_REG
configures the port line as an output, a logic 0 as an input.
PIO0 is configured as output only. It is used internally to
drive the reset input of the DSP core.
8.8
Real Time Clock
A real time/alarm time clock unit is included in the timer
core. The clock unit is driven from the 32.768 kHz crystal
oscillator. A leap year function is included. The clock
function utilizes the registers/counters specified in
Table 26.
Table 26
Clock function registers/counters
REGISTERS/
COUNTERS
CLOCK FUNCTION
SEC_REG
seconds, 00 to 59, two 4-bit digits BCD
encoded
minutes, 00 to 59, two 4-bit digits BCD
encoded
hours, 00 to 23, two 4-bit digits BCD
encoded
day, 0 to 6, 0 = Monday to 6 = Sunday
date, 0 to 31, two 4-bit digits BCD
encoded
month, 01 to 12, two 4-bit digits BCD
encoded
year, 00 to 99, two 4-bit digits BCD
encoded
MIN_REG
HOUR_REG
DAY_REG
DATE_REG
MONTH_REG
YEAR_REG
If the flag HWCTRL_REG[SECINT] is reset, the hardware
control interrupt (HWCTRL_INT, refer to Section 10.2) is
asserted with the HWCTRL_REG[CLOCK] flag set every
time MIN_REG is incremented. Otherwise if the flag is set,
the interrupt is asserted every time SEC_REG is
incremented.
8.8.1
S
ETTING THE REAL TIME CLOCK
To set the real time clock, the SETCLOCK bit in
HWCTRL_REG must be set to a logic 1. The flag is then
polled until it is read as a logic 1 again. This action may last
up to 0.5 s. After SETCLOCK = 1 is detected, the clock
registers can be written. After the write operation
SETCLOCK has to be reset again. If the register setting
takes place immediately after the hardware control
interrupt was asserted, the clock registers may be written
without polling of the SETCLOCK flag (SETCLOCK still
has to be set prior and reset after the register write
operation).
The following should be noted:
If the Sleep mode is invoked, a wake-up request is
generated every time the hardware control interrupt is
asserted. To increase performance it is not
recommended to use the interrupt facility at a rate of one
second during Sleep mode.
An alarm function is implemented using the registers
SEC_A_REG, MIN_A_REG, HOUR_A_REG,
DAY_A_REG, DATE_A_REG, MONTH_A_REG and
YEAR_A_REG. If the contents of these registers equals
the corresponding counters, the hardware control interrupt
is asserted with the flag HWCTRL_REG[ALARM] set. If all
bits are set to one in one of the registers (07H in case of
the DAY_A_REG) it is don’t care for the comparison. If the
alarm function is activated while the MS is switched off, the
MS is powered up as described in Section 8.2.1.
If RSTC is activated the clock counters are reset to 00H,
except date and month which are set to 01H.
MONTH_A_REG is set to 00H to avoid an alarm condition.
The other alarm registers are undefined.
相關(guān)PDF資料
PDF描述
PCF84C12A 8-BIT MICROCONTROLLER
PCF84C12AP 8-BIT MICROCONTROLLER
PCF84C12AT 8-BIT MICROCONTROLLER
PCF84C21A Telecom microcontrollers
PCF84C41A Telecom microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF5083H/001/F2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF5083H/5V2/F3 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF5083H/F2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF51AC128ACFUE 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
PCF51AC128ACLKE 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT