參數(shù)資料
型號(hào)： PCF5083
廠商： NXP Semiconductors N.V.
英文描述： STEEL COVER
中文描述： GSM信號(hào)處理IC
文件頁(yè)數(shù)： 111/136頁(yè)
文件大小： 602K
代理商： PCF5083
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
1996 Oct 29
111
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
10.2
Interrupt Logic
The PCF5083 provides three active LOW interrupt lines:
FRAME_INT, COMB_INT and HIPR_INT for use with the
microcontroller. These interrupt lines are described in
Table 97.
Table 97
Interrupt lines
INTERRUPT
DESCRIPTION
FRAME_INT
This output generates an interrupt at the
beginning of every TDMA frame. The
interrupt is deactivated with an access to
register MODE0_REG.
This output combines three different
interrupts:
COMB_INT
HWCTRL_INT: indicates all interrupts
from the on/off monitor, MMI
power-down unit and the real time clock.
All these interrupt sources are encoded
in register HWCTRL_REG
IOM_INT: indicates all interrupts from
the IOM
-2 interface encoded in
registers IOMFLAG_REG and
IOMCTRL_REG. Enable flags for this
interrupt source are provided in register
IOMEN_REG.
SI_INT: indicates all interrupts from the
RF-IC bus interface and the RS232
interface encoded in register
SIINT_REG. Enable flags for this
interrupt source are provided in register
SIMASK_REG.
The register COMBINT_REG contains
an interrupt flag and an enable flag for
each of the three interrupts. The
interrupt flags are inactive if none of their
corresponding interrupt conditions is
active and enabled.
This outputs combines some high
priority interrupt sources derived from
the RF-IC bus trigger signals generated
from the timing generator, from the
TDMA frame interrupt and the host port
of the DSP core. The register
HIPRINT_REG holds flags for each
interrupt condition and the register
HIPRMASK_REG the corresponding
interrupt enable flags. For further details
refer to Section 10.1
HIPR_INT
11 RESET
The PCF5083 has three asynchronous, active LOW reset
inputs: RSTO, RSTC and RST.
RSTO resets the ON/OFF monitor. RSTC the real time
clock unit. For a proper reset, RSTO and RSTC have to be
asserted until the 32.768 kHz oscillator has stabilized.
RST controls all other parts of the PCF5083. RST is
connected to the system reset. For a proper reset, RST
has to be asserted for at least 62.5 ms.
After powering-up the PCF5083 all reset lines RSTO,
RSTC and RST must be asserted to achieve a defined
state of the IC.
The DSP core reset is driven via the general purpose
parallel port bit 0. After an external reset via RST, this port
pin is set to a logic 0. The DSP core is therefore set into
the reset state.
12 JTAG TEST INTERFACE
The PCF5083 JTAG interface is used to increase
testability at board level. The interface is implemented in
accordance with IEEE Std 1149.1-1990, IEEE Standard
Test Access Port and Boundary-Scan Architecture.
The interface signals are specified in Table 98 and the
operations supported by the interface are given in
Table 99.
Table 98
JTAG test interface signals
SIGNAL
DESCRIPTION
TRSTN
Test Reset, active LOW input. This signal
resets the internal TAP controller and the
state of the boundary-scan cells. It must be
pulled LOW during normal operation to
ensure that the boundary scan circuitry does
not influence the application logic.
Test Clock input.
Test Mode Select input. This signal controls
the internal state machine of the TAP
controller.
Test Data Input to shift in instructions and
data are applied to the boundary-scan
circuitry.
Test Data Out. While shifting in data at the
port TDI, data in also shifted out serially at
this pin. The instruction register and the data
registers are always connected between TDI
and TDO.
TCK
TMS
TDI
TDO
相關(guān)PDF資料
PDF描述
PCF84C12A 8-BIT MICROCONTROLLER
PCF84C12AP 8-BIT MICROCONTROLLER
PCF84C12AT 8-BIT MICROCONTROLLER
PCF84C21A Telecom microcontrollers
PCF84C41A Telecom microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF5083H/001/F2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF5083H/5V2/F3 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF5083H/F2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC
PCF51AC128ACFUE 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
PCF51AC128ACLKE 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*