- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382382 > PCF5083 (NXP Semiconductors N.V.) STEEL COVER PDF資料下載
參數(shù)資料
| 型號(hào)： | PCF5083 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | STEEL COVER |
| 中文描述： | GSM信號(hào)處理IC |
| 文件頁(yè)數(shù)： | 20/136頁(yè) |
| 文件大?。?/td> | 602K |
| 代理商： | PCF5083 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
1996 Oct 29
20
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
8.2.3
OFF T
IMER AND
W
ATCHDOG
T
IMER
The hardware switch-off and Watchdog Timer are used to
power-down the mobile if the System Controller has lost
control for more than 8 seconds.
8.2.3.1
Watchdog Timer
After the reset signal RST is deactivated, the Watchdog
Timer starts to count. If the timer expires after 8 seconds,
the POWON output is set LOW. To prevent this occurring,
the System Controller must restart the timer periodically,
reading register HWCTRL_REG within 8 seconds after the
previous read operation. The Watchdog function is
enabled if DSPEN = TIMEN = LOW. The configuration
DSPEN = TIMEN = HIGH disables the Watchdog Timer.
All other settings are for debugging purposes.
8.2.3.2
OFF Timer
After the switch-off request (HWCTRL_INT activated via
LOWVOLT or ONKEY conditions), the OFF-Timer starts to
count. If the timer expires after 8 seconds, or if the System
Controller sets HWCTRL_REG[SWOFF] to a logic 1, the
POWON output is set LOW. The OFF-Timer cannot be
restarted with a read access to register HWCTRL_REG.
For some special purposes, e.g. if the battery charging
control is handled from the System Controller, the
OFF-Timer can be stopped after it was activated from
ONKEY or LOWVOLT. It then resumes its watchdog
function. The OFF-Timer is stopped with a write access to
register STOP_REG. The data value written to this register
has to be A5H. Other data values do not stop the
OFF-Timer.
It should be noted that:
The OFF/Watchdog Timer is not restarted after a stop
operation
If either the ONKEY or LOWVOLT line stays active after
a stop operation, it is again recognized after its 1 second
switch-off time-out or 62.5 ms debouncing period,
respectively.
8.3
Timing Generator
The Timing Generator provides TDMA timing and
power-down signals for the RF transmitter, RF receiver,
synthesizer and baseband interface IC.
The Timing Generator has three modes of operation to
control the mobile:
1.
Normal mode:
in this mode the mobile is fully active.
All ICs receive their operating voltage, the power
consumption is reduced by switching the ICs on and
off with their power-down inputs.
2.
Sleep or Idle mode:
in this mode the mobile is
switched on, but no call is active. The mobile will be
fully activated if a mobile originated call is requested
via the keyboard. Otherwise parts of the mobile are
activated from time to time to monitor incoming calls.
Outside these intervals all ICs can be switched off
under control of the PCF5083. In this mode the main
13 MHz clock is switched off. To maintain TDMA
timing alignment, the PCF5083 is running temporarily
on a slower clock frequency.
3.
Reduced Sleep mode:
this mode is equal to the
Sleep mode, except that the TDMA timing alignment is
maintained by the main 13 MHz clock.
In this chapter the following definitions are used:
1 bit (Bit) = 48
×
s = 3.692
μ
s (
TDMA
frame)
1 quarterbit (QB) =
1
4
Bit = 0.923
μ
s (
TDMA
frame)
1 timeslot (TS) = 625 QB = 0.576 ms (
1
8
TDMA frame)
1 Burst = 1 TS
The term frame refers to a TDMA frame throughout this
section unless otherwise stated.
The Timing Generator consists of:
The quarterbit counter (QBC) counting 5000 quarterbit
steps in one TDMA frame and running on 1.0833 MHz.
This clock is switched off during Sleep mode.
The Timing Generator (TG) with output polarity and
mask registers.
The sleep quarterbit counter (SQBC).
The Sleep mode timing generator.
13000000
1250
-----1
5000
-----1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF84C12A | 8-BIT MICROCONTROLLER |
| PCF84C12AP | 8-BIT MICROCONTROLLER |
| PCF84C12AT | 8-BIT MICROCONTROLLER |
| PCF84C21A | Telecom microcontrollers |
| PCF84C41A | Telecom microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF5083H/001/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/5V2/F3 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF5083H/F2 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:GSM signal processing IC |
| PCF51AC128ACFUE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| PCF51AC128ACLKE | 功能描述:32位微控制器 - MCU 32 Bit 128K FLASH 32K RAM CAN EN RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。