參數(shù)資料
型號(hào)： ORT8850L-3BM680C
廠商： Lattice Semiconductor Corporation
文件頁(yè)數(shù)： 85/105頁(yè)
文件大小： 0K
描述： IC FPSC TRANSCEIVER 8CH 680-BGA
產(chǎn)品變化通告： Product Discontinuation 01/Aug/2011
標(biāo)準(zhǔn)包裝： 24
系列： *
Lattice Semiconductor
ORCA ORT8850 Data Sheet
80
This section describes device I/O signals to/from the embedded core.
Table 33. FPSC Embedded Core Function Pin Description (xx = AA, ..., BD)
Symbol
I/O
Description
HSI LVDS Receive Pins
RXDXX_W_P
I
Positive LVDS work link—Channel XX
RXDXX_W_N
I
Negative LVDS work link—Channel XX
RXDXX_P_P
I
Positive LVDS protect link—Channel XX
RXDXX_P_N
I
Negative LVDS protect link—Channel XX
DAUTREC
I
Disable auto recovery for the PLL. Internal pull-down.
VDDA_STM
I
Analog VDD 1.5 V power supply for the HSI block.
VSSA_STM*
I
Analog VSS for the HSI block.
HSI LVDS Transmit Pins
TXDXX_W_P
I
Positive LVDS work link—channel XX
TXDXX_W_N
I
Negative LVDS work link—channel XX
TXDXX_P_P
I
Positive LVDS protect link—channel XX
TXDXX_P_N
I
Negative LVDS protect link—channel XX
HSI Test Signals
TSTCLK
I
Test clock for emulation of 622 MHz clock during PLL bypass. Internal pull-
down.
MRESET
I
Test mode reset. Internal pull-down.
TESTRST
I
Resets receiver clock division counter. Internal pull-up.
RESETTX
I
Resets transmitter clock division counter. Internal pull-up.
TSTMUX[9:0]S
O
Test mode output port.
SCAN_TSTMD
I
Test mode enable. Must be tie-low for normal operation.
SCAN_EN
I
Scan test enable. Internal pull-up.
TSTSUFTLD
I
Internal pull-down.
E_TOGGLE
I
Internal pull-down.
ELSEL
I
Internal pull-down.
EXDNUP
I
Internal pull-down.
LVDS Interface Special Pins
LVCTAP_W[4:0]
—
LVDS work input center tap (use 0.01 F to GND).
LVCTAP_P[4:0]
—
LVDS protect input center tap (use 0.01 F to GND).
REF10
—
LVDS reference voltage: 1.0 V ± 3%.
REF14
—
LVDS reference voltage: 1.4 V ± 3%.
RESHI
—
LVDS resistor high pin ( 100
Ω in series with reslo).
RESLO
—
LVDS resistor low pin ( 100
Ω in series with reshi).
MISC System Signals
RST_N
I
Reset the core only. The FPGA logic is not reset by rst_n.
Internal pull down allows chip to stay in reset state when external driver loses
power.
SYS_CLK_P
I
Positive LVDS system clock, 50% duty cycle, also the reference clock of PLL.
SYS_CLK_N
I
Negative LVDS system clock, 50% duty cycle, also the reference clock of
PLL.
LVCTAP_SK
O
LVDS center-tap for SYS_CLK (use 0.01 f to GND).
相關(guān)PDF資料
PDF描述
P1010PSE5HFA MPU PROTO 800/667 425-TEPBGA1
P1013NXN2LFB IC MPU 1067MHZ 689TEPBGA
P1013PSE2EFA IC MPU PROTO 600MHZ 689-TEPBGA
P1014NSN5DFA IC MPU 800MHZ 425TEPBGA1
P1014NSN5FFA IC MPU 800MHZ 425TEPBGA1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT8850L-3BMN680C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT9303 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303B 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303BL 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303G 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*