參數(shù)資料
型號(hào)： ORT8850L-3BM680C
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 42/105頁
文件大?。?/td> 0K
描述： IC FPSC TRANSCEIVER 8CH 680-BGA
產(chǎn)品變化通告： Product Discontinuation 01/Aug/2011
標(biāo)準(zhǔn)包裝： 24
系列： *
Lattice Semiconductor
ORCA ORT8850 Data Sheet
41
to all eight channels. All TOH bytes from the STS-12 streams are transferred over the appropriate serial link in the
same order in which they appear in a standard STS-12 frame.
During the SPE time, the receiver TOH frame pulse is generated (RX_TOH_FP) which indicates the start of the row
of 36 TOH bytes. This pulse, along with the receive TOH clock enable (RX_TOH_CK_EN), as well as the TOH data,
are all launched on the rising edge of the TOH clock (TOH_CLK).
On the TOH serial port, all TOH bytes are sent as received on the LVDS input (MSB rst). The only exception is the
most signicant bit of byte A1 of STS#1, which is replaced with an even parity bit. This parity bit is calculated over
the previous TOH frame. Also, on AIS-L (either resulting from OOF or forced through software), all TOH bits are
forced to all ones with proper parity (parity automatically ends up being set to 1 on AIS-L).
The Core logic must provide framing information to the FPGA using the RX_TOH_CK_EN and RX_TOH_FP output
signals. TOH data is output on a row by row basis, with the one clock cycle frame pulse (RX_TOH_FP) delineating
the start of a row, as shown in Figure 21. Detailed timing for the TOH serial output is shown in later in Figure 29.
Figure 21. TOH Serial Port Output Framing Signals (Core to FPGA)
Receiver TOH reconstruction on the output parallel bus is performed as shown in the following table (if the pointer
mover is not bypassed).
Table 12. Receiver TOH Byte Reconstruction (Output Parallel Bus)
Special TOH Byte Functions
The K1 and K2 bytes are used in Automatic Protection Switch (APS) applications. K1 and K2 bytes can be option-
ally passed through the pointer mover under software control, or can be set to zero with the other TOH bytes.
A1
A2
0
H1
H2
H3
0
K2
0
K2
0
Regenerated bytes.
Regenerated bytes (under pointer control. SS bits must be transparent, AIS-P must be supported)
Bytes taken from elastic store buffer on negative stuff opportunity - else forced to all zeroes
Transparent or all zeros (K1/K12 are either taken from K1/K12 buffer or forced to all zero-soft control) In transport mode, AIS-L must be supported.
All zero bytes
DOUTxx[7:0]
36 bytes TOH
1044 bytes SPE
Row 1
TOH_CLK
RX_TOH_FP
RX_TOH_CK_EN
Data Valid
TOH_OUTxx
bit 6
of A1 byte STS1 #1
MSbit(7)
of A1 byte STS1 #1
相關(guān)PDF資料
PDF描述
P1010PSE5HFA MPU PROTO 800/667 425-TEPBGA1
P1013NXN2LFB IC MPU 1067MHZ 689TEPBGA
P1013PSE2EFA IC MPU PROTO 600MHZ 689-TEPBGA
P1014NSN5DFA IC MPU 800MHZ 425TEPBGA1
P1014NSN5FFA IC MPU 800MHZ 425TEPBGA1
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORT8850L-3BMN680C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 4992 LUT 278 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORT9303 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303B 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303BL 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
ORT9303G 制造商:BOT 制造商全稱:Bedford Opto Technology Ltd. 功能描述:3 ELEMENT PCB MOUNT 1.8mm LED ARRAY
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*