參數(shù)資料
型號(hào): MC68838FCC
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120
封裝: CERAMIC, QFP-120
文件頁數(shù): 60/100頁
文件大小: 465K
代理商: MC68838FCC
MOTOROLA
MC68838 USER’S MANUAL
5-3
5.3 WRITE CYCLE
The NP uses a write cycle to write data into a MAC register (see Figure 5-2). It is similar
to the read cycle previously described. The principal differences are as follows:
1. The NPRW line must be low a setup time before, and a hold time after, the first
rising edge of NPCLK after
MACSEL is asserted, and
2. The data to be written must be valid a setup time before, and a hold time after, the
second rising edge of NPCLK after
MACSEL is asserted.
The host bus logic can assert
MACSEL to introduce as many wait states as necessary.
Like the MAC, the NP must three-state the NPDx bus within 40 ns after the second rising
edge of NPCLK after
MACSEL is negated. Thus, by delaying the negation of MACSEL,
the NP can extend the time it has to three-state the NPDx bus. The negation of
MACSEL
has no effect on the MAC in a write cycle. See 5.2 Read Cycle for more details.
NPD
CS
NPRW
NPA
BYTCLK (NPCLK)
Figure 5-2. Node Processor Bus Write Cycles
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料
PDF描述
MC68EC020FG 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100
MC68HC05CC1P 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40
MC68HC05CC2B 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05J1P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68840FE25B 制造商:Motorola Inc 功能描述:68840FE25B
MC68840FE-25B 制造商:Motorola Inc 功能描述:68840FE-25B
MC6885 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS
MC68851 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit
MC6885L 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS