- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF資料下載
參數(shù)資料
| 型號： | MC68838FCC |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封裝： | CERAMIC, QFP-120 |
| 文件頁數(shù)： | 53/100頁 |
| 文件大?。?/td> | 465K |
| 代理商： | MC68838FCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當(dāng)前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MOTOROLA
MC68838 USER’S MANUAL
4- 3
NP Address Bus (NPA5-NPA0)
This TTL-level input bus is used to select an appropriate register in the chip. NPA0 is
the least significant bit in the address; NPA5 is the most significant bit.
NP Read/Write (NPRW)
This TTL-level input signal is used to determine whether the NP is reading a register
(NPRW high
≥ MAC drives the NPDx bus) or writing a register (NPRW low ≥ NP drives
the NPDx bus).
NP Data Bus (NPD15–NPD0)
This bidirectional three-state bus (TTL-level input, CMOS-level output) is used to read or
write 16 bits of data from or into a MAC register.
4.3 MAC-PHY INTERFACE
The MAC-PHY interface has a receive bus and a transmit bus that link the MAC chip to
the ELM chip. These buses are synchronous to BYTCLK.
Receive Data Bus (RCDAT9–RCDAT0)
This 10-bit TTL-level bus is used to receive a symbol pair from the PHY layer device
(ELM). This bus can be divided into two sub-buses:
1. RCDAT9–RCDAT5 corresponds to the first symbol of the pair received from the
fiber.
2. RCDAT4–RCDAT0 corresponds to the last symbol of the pair received from the
fiber.
The behavior of the MAC is undefined if presented with a symbol encoding that is not
listed in the data link code column of Table 6-1. The PHY layer should pass the coding
for a violation symbol when it detects an elasticity buffer overflow condition.
Transmit Data Bus (TXDAT9–TXDAT0)
This 10-bit CMOS-level bus is used to transmit a symbol pair from the MAC to the PHY
layer device (ELM). This bus can be divided into two sub-buses:
1. TXDAT9–TXDAT5 corresponds to the first symbol of the pair transmitted to the
fiber.
2. TXDAT4–TXDAT0 corresponds to the last symbol of the pair transmitted to the
fiber.
When they are not transmitting, these lines drive the FDDI idle data link code of 10111.
4.4 RECEIVE SYSTEM INTERFACE
The receive system interface provides the data path from the MAC to the FSI.
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。