參數(shù)資料
型號(hào)： MC68838FCC
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120
封裝： CERAMIC, QFP-120
文件頁(yè)數(shù)： 58/100頁(yè)
文件大?。?/td> 465K
代理商： MC68838FCC
MOTOROLA
MC68838 USER’S MANUAL
5-1
SECTION 5
BUS OPERATION
The NPI serves to interface an external processor and the control and status registers
internal to the MAC. The interface is general purpose; it is not designed for a specific
processor.
5.1 NPI OPERATION
The NPI operation is controlled by NPCLK. In normal operation, this clock is the same as
BYTCLK. The two clocks are separate only for diagnostics and testing. Chip operation
can be halted by stopping BYTCLK while allowing register reads via the NPCLK. There
is only a single input register to the MAC; therefore, only a single register to be updated
by a write cycle or altered (e.g., cleared) by a read cycle should be accessed when
BYTCLK is inactive. If multiple registers are accessed while BYTCLK is inactive, only the
last register accessed is properly written.
All signals in the NPI must be synchronous with NPCLK. They must be stable a setup
time before, and a hold time after, a rising edge of this clock.
The NPI supports two types of bus transactions—a read cycle and a write cycle. A read
or write transaction can occur as fast as every two NPCLK cycles (160 ns). It is possible
to extend or wait state the transaction. Read or write transactions to nonexistent registers,
writes to read-only registers, and reads of write-only registers are all considered
programming errors, and the MAC will ignore the transaction (not drive the data bus on a
read and not accept data on a write) and set the NP_ERR bit in the interrupt event
register. Some registers can only be written under certain conditions. If a write is
attempted to a register that cannot be written at that time, the NP_ERR bit is set.
5.2 READ CYCLE
The NP uses a read cycle to read data from a MAC register (see Figure 5-1). Some MAC
registers are cleared when read.
A read of a MAC register is initiated by the assertion of the
MACSEL signal. The MACSEL
line is sampled by the rising edge of NPCLK. It must be asserted a setup time before and
must remain asserted for a hold time after this clock edge. The
MACSEL signal may be
asserted by the host bus logic to introduce as many wait states as necessary. Once the
MACSEL line is sampled and determined to be asserted, the NPAx bus and NPRW line
are sampled (NPRW should be high for a read). These signals must also satisfy a setup
time and hold time relative to this same rising edge of NPCLK. At least 40 ns after this
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料
PDF描述
MC68EC020FG 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100
MC68HC05CC1P 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40
MC68HC05CC2B 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05J1P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68840FE25B 制造商:Motorola Inc 功能描述:68840FE25B
MC68840FE-25B 制造商:Motorola Inc 功能描述:68840FE-25B
MC6885 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS
MC68851 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit
MC6885L 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*