- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF資料下載
參數(shù)資料
| 型號： | MC68838FCC |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封裝： | CERAMIC, QFP-120 |
| 文件頁數(shù)： | 24/100頁 |
| 文件大小： | 465K |
| 代理商： | MC68838FCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MOTOROLA
MC68838 USER’S MANUAL
iii
TABLE OF CONTENTS
Paragraph
Page
Number
Title
Number
Section 1
Introduction
1.1
Overview...........................................................................................................1-2
1.2
Chip Features..................................................................................................1-2
Section 2
Functional Description
2.1
Node Processor Interface Logic...................................................................2-1
2.2
Receive Data Path..........................................................................................2-1
2.2.1
Receive Latch..............................................................................................2-2
2.2.2
Receive CRC Checker...............................................................................2-3
2.2.3
Sent Count...................................................................................................2-3
2.2.4
Counters.......................................................................................................2-3
2.2.5
Receive Finite State Machine...................................................................2-3
2.2.6
Address Comparator..................................................................................2-4
2.2.7
Receive Host Interface...............................................................................2-4
2.3
Transmit Data Path.........................................................................................2-4
2.3.1
Transmit Data Host lnterface ....................................................................2-5
2.3.2
Send Frame Logic......................................................................................2-5
2.3.3
Capture Token Logic..................................................................................2-5
2.3.4
Transmit CRC Generator...........................................................................2-6
2.3.5
Transmit Finite State Machine..................................................................2-6
2.3.6
Timers ...........................................................................................................2-6
2.3.7
Transmit Data Latch (and Repeat Function)..........................................2-7
2.4
Test and Clock Logic......................................................................................2-7
Section 3
Register Description
3.1
Register Types.................................................................................................3-3
3.1.1
Read/Write Registers..................................................................................3-3
3.1.2
Read/Control Write Registers ...................................................................3-3
3.1.3
Read-Only/Clear Registers .......................................................................3-3
3.1.4
Read-Only Registers ..................................................................................3-3
3.2
Control and Status Registers........................................................................3-4
3.2.1
Control Register A (MAC_CNTRL_A) .....................................................3-4
3.2.2
Control Register B (MAC_CNTRL_B) .....................................................3-8
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。