參數(shù)資料
型號(hào): MC68838FCC
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120
封裝: CERAMIC, QFP-120
文件頁數(shù): 6/100頁
文件大?。?/td> 465K
代理商: MC68838FCC
MOTOROLA
MC68838 USER’S MANUAL
2-1
SECTION 2
FUNCTIONAL DESCRIPTION
There are four functional logic domains in the MAC chip: the NPI, the receive data path,
the transmit data path, and the clock and test logic.
2.1 NODE PROCESSOR INTERFACE LOGIC
The function of the NPI is to provide a mechanism for an external processor to control the
MAC chip and receive status information and interrupt notifications. The NPI contains the
global command/status registers, an address decoder, the data latches, and the
controlling logic.
The NPI has an address bus with an associated read/write line and a bidirectional 16-bit
data bus. An interrupt line can notify an external processor of the occurrence of some
event.
2.2 RECEIVE DATA PATH
The receive data path is the internal data bus associated with receiving packets from the
ring. lt connects to the external RCDATx bus (data bus from the ELM chip) through a
pipeline latch in the receive latch logic and to the RPATHx (data bus to the FSI chip).
Only the receive data latch containing the current received symbol pair drives this
internal data bus. Usually several different logic blocks are concurrently reading and
processing this symbol pair. These logic blocks perform the following functions:
Decode the input symbol pair, recognize the beginning of frames, and use this
information to run the receiver FSM.
Compare the DA field of a received packet to this station's individual 16- or 48-bit
address.
Compare the SA field of a received packet to this station's individual 16- or 48-bit
address.
Run the external CAM address matching logic.
Compare the INFO field of claim frames to this station's requested token rotation
time.
Perform CRC checking on the received packet.
Store the frame status indicators that have been received.
Keep a count of the number of good and bad frames received.
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料
PDF描述
MC68EC020FG 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100
MC68HC05CC1P 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40
MC68HC05CC2B 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42
MC68HC05CT4FN 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44
MC68HC05J1P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68840FE25B 制造商:Motorola Inc 功能描述:68840FE25B
MC68840FE-25B 制造商:Motorola Inc 功能描述:68840FE-25B
MC6885 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS
MC68851 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit
MC6885L 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS