- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF資料下載
參數(shù)資料
| 型號： | MC68838FCC |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封裝： | CERAMIC, QFP-120 |
| 文件頁數(shù)： | 28/100頁 |
| 文件大?。?/td> | 465K |
| 代理商： | MC68838FCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MOTOROLA
MC68838 USER’S MANUAL
3- 13
RABORT2—
ADDR16 or RABORT2 Signal Selection
0 =
ADDR16 pin operates as ADDA16, an output, as defined in the signal
definitions.
1 =
ADDR16 pin operates as RABORT2, an input, with the same functionality as the
RABORT input pin—that is, it signals the MAC that the incoming frame should be
aborted. RABORT2 is internally ORed with RABORT.
This bit is set on power up.
To use the
ADDR16 signal, the user (initialization firmware) must clear this bit.
MAC_MODE_CTL—MAC A and C Frame Status Bit Handling Option
This bit defines how the MAC sets, resets, or repeats the C-indicator bit when RABORT
or RABORT2 occurs while the MAC is receiving a frame addressed to itself or
recognized as receivable by itself.
0 = Option 1. Set the A and C bits according to the MAC_MODE_CTL = 0 functions
as defined in Table 9-1.
1 = Option 2. Set the A and C bits according to the MAC_MODE_CTL = 1 function as
defined in Table 9-1.
3.2.3 Receive Status Register (RX_STATUS)
The receive status register holds the status flags, the comparison state (e.g., the H_Flag,
L_Flag, and M_Flag), the receiver FSM state, and the decoded FC. The NP can read the
receive status register at any time but can never write to this register. It is cleared on
power-up reset and by a MAC_Reset. The flags displayed in this register are internal flags
used as described in the ANSI FDDI MAC standard.
15
14
13
12
11
10
9
8
RX_FSM_STATE
R_FLAG
E_FLAG
FSM_STATE
76543210
N_FLAG
FR_PARS_STATE
L_FLAG
H_FLAG
M_FLAG
A_FLAG
RX_FSM_STATE—Receiver Finite State Machine State
This state machine controls the overall operation of the MAC receiver.
000 = Await_Sd (R1)—Wait for JK of new frame
001 = Rc_FS (R4)—Receive and decode FS
010 = Rc_FC (R2)—Receive and decode FC byte
011 = Rc_Info (R3)—Receive DA, SA, INFO, and CRC
100 = Chk_TK2 (R5')—State used to repeat TT
101 = Listen (R0)—Wait for first idle
110 = Chk_TK1 (R5)—Receive TT of token
111 = Rc_Off—MAC is turned off
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。