- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68838FCC |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封裝： | CERAMIC, QFP-120 |
| 文件頁(yè)數(shù)： | 42/100頁(yè) |
| 文件大?。?/td> | 465K |
| 代理商： | MC68838FCC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)當(dāng)前第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
3- 26
MC68838 USER’S MANUAL
MOTOROLA
3.5.2 My Long Address Register (MLA_A, MLA_B, MLA_C)
My long address register is contained in three 16-bit registers. The least significant 16 bits
(MLA_A) have register address 11, the middle 16 bits (MLA_B) have register address 12,
and the most significant 16 bits, MLA_C, which contains the l/G and U/L, have register
address 13. Within each register, bit 0 is the least significant bit and bit 15, the most
significant bit. This bit ordering is unaffected by the value of REVERSE_ADDR in control
register A as that bit reversal occurs only across the FSI bus.
The NP requires three read/write operations to completely read/write the 48-bit my long
address register. The read/write operations do not have to be consecutive since these
registers can only be changed by the NP.
2F
2E
2D
2C
2B
2A
29
28
I/G
U/L
MLA (MOST SIGNIFICANT)
27
26
25
24
23
22
21
20
1F
1E
1D
1C
1B
1A
19
18
17
16
15
14
13
12
11
10
F
E
D
C
BA9
8
76543210
MLA (LEAST SIGNIFICANT)
3.5.3 Target Request Time Register (T_REQ)
The target request time register is a 16-bit register that holds the twos complement of this
station's desired target token rotation time in 20.48-
s units (20.48 s = 256 × 80 ns) to a
maximum of 1342.1568 ms.
The target request time register should normally indicate a time between 1 and 10 ms and
must indicate a time smaller than T_MAX (this is not checked by the chip and, if false, the
FDDI ring protocol may be violated). A typical value would be 4.014080 ms, obtained by
assigning 196 (FF3C in hex) to the target request time register. This would cause the MAC
to send claim frames with an INFO field of FF FF 3C 00.
3.5.4 TVX, TRT Initial Timer Parameter Register (TVX_VALUE, T_MAX)
The 8-bit TVX_Value and 8-bit T_Max register fields are contained in one 16-bit
addressable register. T_Max occupies bits 7–0 of this register, and TVX_Value occupies
bits 15–8; bits 8 and 0 are the least significant, and bits 15 and 7 are the most significant
bits of each register.
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
