- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98011 > MC68838FCC (MOTOROLA INC) 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68838FCC |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 125M bps, FDDI CONTROLLER, CQFP120 |
| 封裝： | CERAMIC, QFP-120 |
| 文件頁數(shù)： | 32/100頁 |
| 文件大?。?/td> | 465K |
| 代理商： | MC68838FCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
MOTOROLA
MC68838 USER’S MANUAL
3- 17
3.3 INTERRUPT REGISTERS
When the MAC chip detects the occurrence of any of the following indication events, the
MAC sets the appropriate bit in the interrupt event register. This bit remains set until the
NP reads this register, which clears all bits. The MAC never clears these bits unless this
register is read. This register can be read by the NP at any time, but cannot be written by
the NP. The interrupt event register is cleared on power-up reset and is unaffected by a
MAC_RESET(other than some bits being set as a side effect).
When one of the bits in this register is one and the corresponding bit is set in the interrupt
mask register, the
MACINT pin is asserted. This pin can be negated by either reading the
interrupt event register or by clearing the appropriate bits in the interrupt mask register.
When the receiver/transmitter FSMs are turned off (i.e., MAC_ON = 0), most events
described below cannot occur, although any previously marked event bits remain set until
the corresponding interrupt event register is read. The only event bits that can be set when
MAC_ON is zero are NP_ERR, SI_ERR, and PH_INVALID.
3.3.1 Interrupt Event Register A (INTR_EVENT_A)
15
14
13
12
11
10
9
8
PH_INVALID
U_TOKEN_
RCVD
RT_TOKEN_
RCVD
TKN_CAPTURE
BEACON_RCV
D
CLAIM_RCVD
FRAME_ERR
FRAME_RCVD
76543210
DOUBLE_OVFL
RING_OP_
CHNG
BAD_T_OPR
TVX_EXPIR
LATE_TKN
RCVRY_FAIL
DUPL_TKN
DUPL_ADDR
PH_INVALID—PH_INVALID Indication Detected
This event is signaled when the ELM passes the MAC a PH_INVALID, indicating that
the PHY is in a line state other than active line state (ALS) or idle line state (ILS). When
the receiver FSM is operational, receipt of PH_INVALID causes the FSM to enter the
listen (R0) state.
U_TOKEN_RCVD—Unrestricted Token Received
This event is signaled when an unrestricted token is received (i.e., when the receiver
FSM signals JK_Received and R_Flag is cleared). The token is passed or captured by
the transmitter for this bit to be set. Also, RING_OPERATIONAL can be set or cleared
for this bit to be set.
R_TOKEN_RCVD—Restricted Token Received
This event is signaled when a restricted token is received (i.e., when the receiver FSM
signals JK_Received and R_Flag is set), regardless of whether the token is repeated or
captured by the transmitter. Also, RING_OPERATIONAL does not affect the setting of
this bit.
ARCHIVE
INFORMA
TION
ARCHIVE
INFORMA
TION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EC020FG | 32-BIT, 25 MHz, MICROCONTROLLER, PQFP100 |
| MC68HC05CC1P | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05CC2B | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05J1P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68840FE25B | 制造商:Motorola Inc 功能描述:68840FE25B |
| MC68840FE-25B | 制造商:Motorola Inc 功能描述:68840FE-25B |
| MC6885 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
| MC68851 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Paged Memory Management Unit |
| MC6885L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HEX THREE-STATE BUFFER/INVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。