參數(shù)資料
型號(hào)： GS1582-IBE3
廠商： Gennum Corporation
英文描述： IC,MOT,MC145026P, DIP-16, ENCODER 9 LINE SIMPLEX
中文描述： 多速率的電纜驅(qū)動(dòng)器，音頻多路復(fù)用器和ClockCleaner⑩串行
文件頁數(shù)： 69/114頁
文件大?。?/td> 1224K
代理商： GS1582-IBE3
GS1582 Data Sheet
40117 - 1 November 2007
69 of 114
4.9.4.1 SMPTE 352M Payload Identifier Packet Insertion
The GS1582 can generate and insert SMPTE 352M payload identifier ancillary
data packets.
When this feature is enabled, the device will automatically generate the ancillary
data preambles, (DID, SDID, DBN, DC), and calculate the checksum. The SMPTE
Table 4-35: Host Interface Description for Internal Processing Disable Register
Register Name
Bit
Name
Description
R/W
Default
IOPROC_DISABLE
Address: 000h
15-13
–
Not Used. Set to zero.
–
0
12
TIM_861_PIN_EN
Setting this bit LOW allows the timing mode to be
selectable through the CEA_861bit. Setting this bit
HIGH allows the timing mode to be selectable
through the CEA_861 bit, regardless of the pin
setting.
R/W
0
11
ANC_INS
Enable or disable ancillary data insertion. Set LOW
for enable. Set HIGH for disable.
R/W
0
10
AUDIO_EMBED
Disable audio embedding.
R/W
0
9
CEA_861
CEA_861 pin override bit. Active when
TIM_861_PIN_EN bit is set HIGH. Set CEA_861 bit
LOW to enable CEA 861 timing. Set this bit HIGH to
disable CEA 861 timing.
R/W
0
8
H_CONFIG
Horizontal blanking timing configuration. Set LOW
when the H/HSYNC input timing is based on active
line blanking (default). Set HIGH when the H input
timing is based on the H bit of the TRS words. See
Figure 4-2
.
R/W
0
7
–
Not Used. Set to zero.
–
0
6
352M_INS
SMPTE352M packet insertion. In HD mode, 352M
packets are inserted in the luma channel only when
one of the bytes in the VIDEO_FORMAT_A or
VIDEO_FORMAT_B registers are programmed with
non-zero values. Set HIGH to disable.
R/W
0
5
ILLEGAL_REMAP
Illegal Code Remapping. Detection and correction
of illegal code words within the active picture area
(AP). Set HIGH to disable.
R/W
0
4
EDH_CRC_INS
Error Detection & Handling (EDH) Cyclical
Redundancy Check (CRC) error correction. In SD
mode the GS1582 will generate and insert EDH
packets. Set HIGH to disable.
R/W
0
3
ANC_CSUM_INS
Ancillary Data Checksum insertion. Set HIGH to
disable.
R/W
0
2
CRC_INS
Luma and chroma line-based CRC insertion. In HD
mode, line-based CRC words are inserted in both
the luma and chroma channels. Set HIGH to disable
R/W
0
1
LNUM_INS
Luma and chroma line number insertion - HD mode
only. Set HIGH to disable.
R/W
0
0
TRS_INS
Timing Reference Signal Insertion. Set HIGH to
disable.
R/W
0
相關(guān)PDF資料
PDF描述
GS4900B SD Clock and Timing Generator with GENLOCK
GS4900BCNE3 SD Clock and Timing Generator with GENLOCK
GS4901B SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS-158N 制造商:Taiyo Electric Ind. 功能描述:
GS15A 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:7.2~15WAC-DC Single Output Desktop
GS15A/B 功能描述:插入式交流適配器 RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓（通道 1）:5 V 輸出電流（通道 1）:1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V
GS15A/B-2P1J 制造商:Mean Well 功能描述:
GS15A/B-6P1J 制造商:Mean Well 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*