參數(shù)資料
型號: GS1582-IBE3
廠商: Gennum Corporation
英文描述: IC,MOT,MC145026P, DIP-16, ENCODER 9 LINE SIMPLEX
中文描述: 多速率的電纜驅(qū)動器,音頻多路復(fù)用器和ClockCleaner⑩串行
文件頁數(shù): 55/114頁
文件大小: 1224K
代理商: GS1582-IBE3
GS1582 Data Sheet
40117 - 1 November 2007
55 of 114
Figure 4-22: Serial Audio Input: Left Justified; LSB First
Figure 4-23: Serial Audio Input: Right Justified; MSB First
Figure 4-24: Serial Audio Input: Right Justified; LSB First
Figure 4-25: I
2
S Audio Input
4.7.18 Audio Channel Status Input
The Audio Channel Status block information can be programmed via the host
interface using the ACSR[183:0] register (see
Table 4-17: Audio Channel Status
Information Register Settings
). The Audio Channel Status input consists of 24
bytes transmitted 1 bit per audio sample over a 192-frame sequence. The same
audio channel status information is embedded for each sample in an audio frame,
over all 8 input channels. The GS1582 generates the Z bit to denote the start of the
Audio Channel Status block.
When the ACS_REGEN bit in the host interface is set HIGH, the GS1582 will use
the Audio Channel Status information programmed in the ACSR[183:0] register to
replace the Audio Channel Status block in all eight channels. The CRC for the
Audio Channel Status block will be calculated automatically. The GS1582 will use
this new Audio Channel Status information only when ACS_APPLY is HIGH and a
new status boundary at this point. When the ACS_APPLY is set, the
APPLY_WAITA host interface bit will be asserted until a status boundary for audio
WCLK
ACLK
AIN
0
LSB
1
23
22
21
20
19
18
17
2
MSB
LSB
MSB
Channel A (Left)
Channel B (Right)
0
1
23
22
21
20
19
18
17
2
WCLK
ACLK
AIN
23
MSB
22
0
1
2
20
17
1
8
19
21
LSB
MSB
LSB
Channel A (Left)
Channel B (Right)
23
22
0
1
2
20
17
1
8
19
21
WCLK
ACLK
AIN
0
LSB
1
23
22
21
3
6
5
4
2
MSB
0
LSB
1
23
22
21
3
6
5
4
2
MSB
Channel A (Left)
Channel B (Right)
WCLK
ACLK
AIN
23
MSB
22
0
1
2
3
4
5
6
7
LSB
23
MSB
22
0
1
2
3
4
5
6
7
LSB
Channel A (Left)
Channel B (Right)
相關(guān)PDF資料
PDF描述
GS4900B SD Clock and Timing Generator with GENLOCK
GS4900BCNE3 SD Clock and Timing Generator with GENLOCK
GS4901B SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS-158N 制造商:Taiyo Electric Ind. 功能描述:
GS15A 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:7.2~15WAC-DC Single Output Desktop
GS15A/B 功能描述:插入式交流適配器 RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V
GS15A/B-2P1J 制造商:Mean Well 功能描述:
GS15A/B-6P1J 制造商:Mean Well 功能描述: