參數(shù)資料
型號: GS1582-IBE3
廠商: Gennum Corporation
英文描述: IC,MOT,MC145026P, DIP-16, ENCODER 9 LINE SIMPLEX
中文描述: 多速率的電纜驅(qū)動器,音頻多路復(fù)用器和ClockCleaner⑩串行
文件頁數(shù): 65/114頁
文件大小: 1224K
代理商: GS1582-IBE3
GS1582 Data Sheet
40117 - 1 November 2007
65 of 114
4.8.3 VANC Insertion
Ancillary data insertion into the VANC space can be selected via the host interface.
Data is inserted contiguously starting at the TRS SAV or the first available location
following any pre-existing ancillary data packets. Data insertion terminates when
all provided data words have been inserted or at the start of the TRS EAV code,
whichever occurs first. If termination occurs before all words have been inserted,
the PACKET_MISSED bit will be set in the host interface.
NOTE: When ancillary data is inserted into the active region of the video raster
using the VANC feature, if the ILLEGAL_REMAP in the IOPROC_DISABLE
register bit is set to 0, then the ADFs are remapped to '004 | 3FB | 3FB' and the
downstream devices will not detect the ancillary data packets.
4.9 Additional Processing Functions
The GS1582 incorporates additional data processing which is available in SMPTE
mode only, see
SMPTE Mode on page 28
.
4.9.1 ANC Data Blanking
The horizontal and vertical ancillary spaces of the input video may be 'blanked' by
the GS1582. In this mode, the TRS words and active video will be preserved. Any
additional processing functions including audio embedding, including ancillary data
insertion, occur after blanking and will be present in the output video stream.
This function is enabled by setting the ANC_BLANK pin LOW.
4.9.2 Automatic Video Standard Detection
The GS1582 can detect the input video standard by using the timing parameters
extracted from the received TRS ID words, the supplied H_Blanking, V_Blanking,
and F_Digital timing signals, or the CEA 861 timing signals, see
HVF Timing on
page 28
and
CEA 861 Timing on page 29
. This information is presented in the
VIDEO_STANDARD register (
Table 4-32
).
Total samples per line, active samples per line, total lines per field/frame and active
lines per field/frame are also calculated and available via the
RASTER_STRUCTURE registers (
Table 4-33
). These line and sample count
registers are updated once per frame at the end of line 12.
After device reset, the four RASTER_STRUCTURE registers default to zero.
相關(guān)PDF資料
PDF描述
GS4900B SD Clock and Timing Generator with GENLOCK
GS4900BCNE3 SD Clock and Timing Generator with GENLOCK
GS4901B SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS-158N 制造商:Taiyo Electric Ind. 功能描述:
GS15A 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:7.2~15WAC-DC Single Output Desktop
GS15A/B 功能描述:插入式交流適配器 RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V
GS15A/B-2P1J 制造商:Mean Well 功能描述:
GS15A/B-6P1J 制造商:Mean Well 功能描述: