參數(shù)資料
型號(hào): GS1582-IBE3
廠商: Gennum Corporation
英文描述: IC,MOT,MC145026P, DIP-16, ENCODER 9 LINE SIMPLEX
中文描述: 多速率的電纜驅(qū)動(dòng)器,音頻多路復(fù)用器和ClockCleaner⑩串行
文件頁(yè)數(shù): 57/114頁(yè)
文件大?。?/td> 1224K
代理商: GS1582-IBE3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
GS1582 Data Sheet
40117 - 1 November 2007
57 of 114
The source channel is set via the host interface.
Table 4-18
lists the 3-bit address
for audio channel mapping.
NOTE: Audio channels can be paired only when both channels are derived from
the same word clock and are synchronous.
4.7.20 Audio Word Clock
The GS1582 uses two word clocks, WCLK_1 and WCLK_2. By default, Audio
group 1 will use the clock at the WCLK_1 input, and Audio group 2 will use the word
clock at WCLK_2. The word clock assignment for each audio group can be
changed by programming the GP1_WCLK_SRC[1:0] and GP2_WCLK_SRC[1:0]
registers.
In AES mode, the audio clocks are extracted from the input audio data. By default,
audio clock for group 1 is extracted from channel pair 1/2, and audio clock group 2
is extracted from channel pair 5/6. The default can be changed by programming
Table 4-18: Audio Channel Mapping Codes
Audio Input Channel
3-bit Host Interface Source Address
Group 1 channel 1
000b
Group 1 channel 2
001b
Group 1 channel 3
010b
Group 1 channel 4
011b
Group 2 channel 1
100b
Group 2 channel 2
101b
Group 2 channel 3
110b
Group 2 channel 4
111b
Table 4-19: Source Input Address Registers
Name
Description
Default
GP1_CH1_SRC[2:0]
Group 1 channel 1 source selector
000b
GP1_CH2_SRC[2:0]
Group 1 channel 2 source selector
001b
GP1_CH3_SRC[2:0]
Group 1 channel 3 source selector
010b
GP1_CH4_SRC[2:0]
Group 1 channel 4 source selector
011b
GP2_CH1_SRC[2:0]
Group 2 channel 1 source selector
100b
GP2_CH2_SRC[2:0]
Group 2 channel 2 source selector
101b
GP2_CH3_SRC[2:0]
Group 2 channel 3 source selector
110b
GP2_CH4_SRC[2:0]
Group 2 channel 4 source selector
111b
相關(guān)PDF資料
PDF描述
GS4900B SD Clock and Timing Generator with GENLOCK
GS4900BCNE3 SD Clock and Timing Generator with GENLOCK
GS4901B SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS-158N 制造商:Taiyo Electric Ind. 功能描述:
GS15A 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:7.2~15WAC-DC Single Output Desktop
GS15A/B 功能描述:插入式交流適配器 RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V
GS15A/B-2P1J 制造商:Mean Well 功能描述:
GS15A/B-6P1J 制造商:Mean Well 功能描述: