參數(shù)資料
型號(hào): GS1582-IBE3
廠商: Gennum Corporation
英文描述: IC,MOT,MC145026P, DIP-16, ENCODER 9 LINE SIMPLEX
中文描述: 多速率的電纜驅(qū)動(dòng)器,音頻多路復(fù)用器和ClockCleaner⑩串行
文件頁(yè)數(shù): 62/114頁(yè)
文件大?。?/td> 1224K
代理商: GS1582-IBE3
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)
GS1582 Data Sheet
40117 - 1 November 2007
62 of 114
4.7.22.3 Synchronous Audio Sample Distributions
Table 4-31
lists the audio sample distributions for synchronous audio at all the
video frame rates supported by the GS1582.
4.7.23 Audio Mute
When the AUDIO_MUTEn bits of the host interface are set HIGH, the embedded
audio sample data will be set to all zeros (null audio packets). To set all the
embedded audio channels to mute, set the host interface AUDIO_ALL bit HIGH.
Refer to
Section 4.13.3
for GS1582 status and configuration registers.
4.8 Ancillary Data Insertion
Horizontal or vertical ancillary data words may be inserted on up to four different
lines per video frame. In order to insert HANC data, the ANC_TYPE bit in the host
interface, must be set LOW. VANC data can be inserted by setting the ANC_TYPE
bit in the host interface HIGH. By default, at power up, HANC data insertion is
selected.
The user must write the ancillary data words to be inserted, the line number for the
insertion, and the total number of words to be inserted to the designated registers
in the host interface. At power up, or after system reset, all ANC data insertion line
numbers and total number of words default to zero.
All data words including the ancillary packet ADF, DBN, DC, DID, SDID, and
CHECKSUM (placeholder) must be provided. The user provided CHECKSUM
word is a placeholder. The correct value will be calculated and inserted
automatically.
Two modes of operation are provided – separate line mode and concatenated
mode. By default, at power up or after system reset, separate line operating mode
is selected.
The GS1582 ancillary data insertion provides no error checking or correction. The
provided ancillary data must be fully SMPTE compliant.
Table 4-31: Synchronous Audio Sample Distributions
Frame Rate (fps)
Samples per Video Frame
30
1600/1
29.97
8008/5
25
1920/1
60
800/1
59.94
4004/5
24
2000/1
23.98
2002/1
相關(guān)PDF資料
PDF描述
GS4900B SD Clock and Timing Generator with GENLOCK
GS4900BCNE3 SD Clock and Timing Generator with GENLOCK
GS4901B SD Clock and Timing Generator with GENLOCK
GS4901BCNE3 SD Clock and Timing Generator with GENLOCK
GS4910B HD/SD/Graphics Clock and Timing Generator with GENLOCK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS-158N 制造商:Taiyo Electric Ind. 功能描述:
GS15A 制造商:MEANWELL 制造商全稱:Mean Well Enterprises Co., Ltd. 功能描述:7.2~15WAC-DC Single Output Desktop
GS15A/B 功能描述:插入式交流適配器 RoHS:否 制造商:Phihong 地區(qū):Universal 安裝風(fēng)格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數(shù)量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫(yī)用:Commercial 效率:Level V
GS15A/B-2P1J 制造商:Mean Well 功能描述:
GS15A/B-6P1J 制造商:Mean Well 功能描述: