- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 89/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁當前第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–37
in the Receive Shift register. Now F is transferred to the receive data FIFO and CRC is
enabled. During the next eight-bit-times the processor reads F and leaves the CRC en-
abled. The processor is usually aware that this is the last character in the message and
so prepares to check the result of the CRC computation. However, another sixteen bit-
times are required before CRC has been calculated on all of character F. At the end of
eight-bit-times F is in the 8-bit delay and G is in the Receive Shift register. At this time G
is transferred to the Figure 4–23. SYNC Character Programming Figure 4–24. Receive
CRC Data Path for Synchronous Modes receive data FIFO. Character G must be read
and discarded by the processor. Eight bit times later H is transferred to the receive data
FIFO also. The result of a CRC calculation is latched in the receive error FIFO at the
same time as data is written to the receive data FIFO. Thus the CRC result through char-
acter F accompanies character H in the FIFO and will be valid in RR1 until character H is
read from the receive data FIFO. The CRC checker may be disabled and reset at any
time after character H is transferred to the receive data FIFO. Recall, however, that inter-
nally CRC will not be disabled until a character is loaded into the receive data FIFO so
the reset command should not be issued until after this occurs. A better alternative is to
place the receiver in Hunt mode, which automatically disables and resets the CRC
checker.
4.10.1.5.4
Because there is an eight bit delay between the Receive Shift Register and receive CRC
generator in Synchronous Modes, the CRC Error status bit in RR1 will not be valid until
16 bit times after the last CRC character has been loaded from the Receive Shift Register
to the Receive Data FIFO.
CRC Error
4.10.2
In Synchronous modes, the sync character in WR6 or the sync characters in WR6 and
WR7 are used to open a message transmission. Depending on the mode the transmitter
is in either one or two sync characters will be loaded into the Transmit Shift Register at
the beginning of a message. All data are shifted simultaneously out the transmit multi-
plexer and into the transmit CRC Generator. The result of the transmit CRC generator is
sent out the transmit multiplex when enabled.
T ransmitter Operation
4.10.2.1
The initialization sequence for the transmitter in Synchronous modes is: WR4 FIrst, to
select the mode, then WR10 to modify it if necessary, WR6 and WR7 to program the sync
characters, and then WR3 and WR5 to select the various options. At this point, the other
registers should be initialized as necessary. Once all of this is complete the transmitter
mark idles (i.e., TxD pin High) until the transmitter is enabled via bit D5 in WR5.
Transmitter Initialization
When the transmitter is enabled, it starts sending sync characters and continues to send
sync characters until a character is written to the Transmit Buffer (WR8). During this sync
idle time the CRC generator may be initialized by issuing the Reset Tx CRC Generator
command in WR0. When a character is written into WR8 and the current sync character
has been sent, the transmitter starts transmitting data. It will then set the Transmit Buffer
Empty bit each time the contents of WR8 are transferred into the Transmit Shift Register
to indicate that another character can be loaded into WR8.
4.10.2.2
Either of two CRC polynomials may be used for error detection purposes. The selection
for both the transmitter and receive is done via bit D2 of WR5. Setting this bit to ‘1’ se-
lects the CRC-16 polynomial, while setting it to ‘0’ selects the CRC-CCITT polynomial.
CRC Polynomial Selection
相關PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。