- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 120/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–10
6.2.4
This register contains the control bits and parameters for the receiver logic as illustrated
in Figure 6–4. This register is readable by executing a Read to RR9 when D0 of WR15
and D6 of WR7’ are set to ‘1’.
Write Register 3 (Rec eive Parameters and Control)
Bits 7 and 6: Receiver Bits/Character
The state of these two bits determines the number of bits to be assembled as a character
in the received serial data stream. Table 6–2 lists the number of bits per character in the
assembled character format. The number of bits per character can be changed while a
character is being assembled, but only before the number of bits currently programmed is
reached. Unused bits in the Received Data Register (RR8) are set to ‘1’ in asynchronous
modes. In synchronous modes and SDLC modes, the SCC transfers an 8-bit section of
the serial data stream to the receive FIFO at the appropriate time.
Table 6–2. Receive Bits/Character
D
7
0
0
1
1
D
6
0
1
0
1
Character Length
5 Bits/Character
7 Bits/Character
6 Bits/Character
8 Bits/Character
Bit 5: Auto Enables
This bit programs the function for both
DCD
and
CTS
pins.
CTS
becomes the transmitter
enable and
DCD
becomes the receiver enable when this bit is set to ‘1’. However, the
Receiver Enable and Transmit Enable bits must be set before the
DCD
and
CTS
pins can
be used in this manner. When the Auto Enables bit is set to ‘0’, the
DCD
and
CTS
pins
are merely inputs to the corresponding status bits in Read Register 0. The state of
DCD
is
ignored in the Local Loopback mode. The state of
CTS
is ignored in both Auto Echo and
Local Loopback modes. If CTS disables the transmitter during a byte transmission, the
SCC will still complete the byte transfer.
Bit 4: Enter Hunt Mode
This command forces the comparison of sync characters or flags for the purpose of syn-
chronization. After reset, the SCC automatically enters the Hunt mode (except asynchro-
nous). Whenever a flag or sync character is matched, the Sync/Hunt bit in Read Register
0 is reset and, if External/Status Interrupt Enable is set, an interrupt sequence is initiated.
The SCC automatically enters the Hunt mode when an abort condition is received or
when the receiver is disabled.
Bit 3: Receiver CRC Enable
This bit is used to initiate CRC calculation at the beginning of the last byte transferred
from the Receiver Shift register to the receive FIFO. This operation occurs independently
of the number of bytes in the receive FIFO. When a particular byte is to be excluded from
CRC calculation, this bit should be reset before the next byte is transferred to the receive
FIFO. If this feature is used, care must be taken to ensure that eight bits per character is
selected in the receiver because of an inherent delay from the Receive Shift register to
the CRC checker.
This bit is internally set to ‘1’ in SDLC mode and the SCC calculates CRC on all bits ex-
cept inserted zeros between the opening and closing character flags. This bit is ignored in
asynchronous modes.
相關PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。