- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數： | 105/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁當前第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Support Circuitry Programming
AMD
5–11
5.5.1
The clock for the DPLL is selected by two of the commands in WR14. One command se-
lects the output of the BRG as the clock source, and the other command selects the
RTxC
pin as the clock source, independent of whether the
RTxC
pin is a simple input or
part of the crystal oscillator circuit. Note that in order to avoid metastable problems in the
counter, the clock source selection should be made only while the DPLL is disabled, since
arbitrarily narrow pulses can be generated at the output of the multiplexer when it
changes status.
DPLL Cloc k S ourc e
5.5.2
The DPLL is enabled by issuing the Enter Search Mode command in WR14. This com-
mand is also used to reset the DPLL to a known state if it is suspected that synchroniza-
tion has been lost. When used to enable the DPLL, the Enter Search Mode command
unlocks the counter, which is held while the DPLL is disabled, and enables the edge de-
tector. If the DPLL is already enabled when this command is issued, the DPLL also enters
Search mode.
DPLL Enabling
While in Search mode, the counter is held at a specific count and no outputs are pro-
vided. The DPLL remains in this status until an edge is detected in the receive data
stream. This first edge is assumed to occur on a bit cell boundary, and the DPLL will be-
gin providing an output to the receiver that will properly sample the data. As long as no
other edges are detected, the DPLL output clock will free run at a frequency equal to the
DPLL clock source divided by 32 without any phase jitter. Upon detecting another edge
the DPLL will adjust the output clock to remain in phase with the received data by adding
or subtracting a count of one. This will result in a phase jitter of
±
5.63
°
on the DPLL out-
put. Because the DPLL uses both edges of the incoming data to compare with its clock
source, a mark-space deviation of no greater than
±
1.5% (from 50%) should be main-
tained at the interface. If the first edge that the DPLL sees does not occur on a bit cell
boundary, the DPLL will eventually lock on to the receive data but it will take longer to do
so.
5.5.3
The DPLL may be programmed to operate in either NRZI or FM modes, as selected by a
command in WR14. Note that as in the case of the DPLL clock source selection, the
mode of operation should only be changed while the DPLL is disabled to prevent unpre-
dictable results.
DPLL Modes
5.5.3.1
In NRZI mode, the clock supplied to the DPLL must be 32 times the data rate. In this
mode the transmit and receive clock outputs of the DPLL are identical, and the clocks are
phased so that the receiver samples the data in the middle of the bit cell. In NRZI mode,
the DPLL does not require a transition in every bit cell, so this is useful for recovering the
clocking information from NRZ and NRZI data streams.
NRZI Mode
The DPLL uses the x32 clock along with the receive data, to construct receive and trans-
mit clock outputs that are phased to properly receive and transmit data.
To do this, the DPLL divides each bit cell into two regions, and makes an adjustment to
the count cycle of the 5-bit counter dependent upon in which region a transition on the
receive data input occurred. This is shown in Figure 5–6. Ordinarily, a bit cell boundary
will occur between count 15 and count 16, and the DPLL output will cause the data to be
sampled in the middle of the bit cell. The DPLL actually allows the transition marking a bit
cell boundary to occur anywhere during the second half of count 15 or the first half of
count 16 without making a correction to its count cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。