- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 132/194頁 |
| 文件大小： | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁當(dāng)前第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–22
Table 6–5. Data Encoding
D
6
0
0
1
1
D
5
0
1
0
1
Encoding
NRZ
NRZI
FM1 (transition = 1)
FM0 (transition = 0)
Bit 4: Go Active On Poll
When Loop mode is first selected during SDLC operation, the SCC connects RxD to TxD
with only gate delays in the path. The SCC does not go on-loop and insert the 1-bit delay
between RxD and TxD until this bit has been set and an EOP received. When the SCC is
on-loop, the transmitter is active in SDLC Loop mode and is sending a flag. If this bit is
set at the time the flag is leaving the Transmit Shift register, another flag or data byte (if
the transmit buffer is full) is transmitted. If the Go Active On Poll bit is not set at this time,
the transmitter finishes sending the flag and reverts to the 1-Bit Delay mode. Thus, to
transmit only one response frame, this bit should be reset after the first data byte is sent
to the SCC but before CRC has been transmitted. If the bit is not reset before CRC is
transmitted, extra flags are sent, slowing down response time on the loop. If this bit is re-
set before the first data is written, the SCC completes the transmission of the present flag
and reverts to the 1-Bit Delay mode. After gaining control of the loop, the SCC is not able
to transmit again until a flag and another EOP have been received. Though not strictly
necessary, it is good practice to set this bit only upon receipt of a poll frame to ensure that
the SCC does not go on-loop without the CPU noticing it.
In synchronous modes other than SDLC with the Loop Mode bit set, this bit must be set
before the transmitter can go active in response to a received sync character.
This bit is always ignored in Asynchronous mode and Synchronous modes unless the
Loop Mode bit is set. This bit is reset by a channel or hardware reset.
Bit 3: Mark/
Flag
Idle
This bit affects only SDLC operation and is used to control the idle line condition. If this
bit is set to ‘0’, the transmitter sends flags as an idle line. If this bit is set to ‘1’, the trans-
mitter sends continuous ‘1’s after the closing flag of a frame. The idle line condition is se-
lected byte by byte; i.e., either a flag or eight ‘1’s are transmitted. The primary station in
an SDLC loop should be programmed for Mark Idle to create the EOP sequence. Mark
Idle must be deselected at the beginning of a frame before the first data are written to the
SCC, so that an opening flag can be transmitted. This bit is ignored in Loop mode, but the
programmed value takes effect upon exiting the Loop mode. This bit is reset by a channel
or hardware reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。