- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁數(shù)： | 72/194頁 |
| 文件大?。?/td> | 797K |
| 代理商： | AM8530H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當(dāng)前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Data Communication Modes Functional Description
AMD
4–20
The address comparison will be across all eight bits of WR6 when the Sync Character
Load Inhibit bit (D1 in WR3) is set to ‘0’. This comparison may be modified so that only
the four most significant bits of WR6 must match the received address. This mode is se-
lected by programming WR3 as shown below.
X
1
1
D7
D6 D5
D4 D3
D2 D1
D0
WR3—Register Layout
In this mode, however, the address field is still eight bits wide. Regardless of the mode
enabled, the address field is not treated differently than data and is always transferred to
the Receive Data FIFO in the same manner as data. Note that Address Search mode is
available only in SDLC mode.
SDLC address search mode (bit D2 in Write Register 3 is set) and Receive Full CRC
mode (bit D5 of Write Register 7
′
) should not be used in conjunction with each other. If
these modes are used together, the Am85C30 will accept all packets with addresses that
match the address programmed into Register 6 and will accept only the address byte of
the packet with addresses that do not match the Register 6 address. Proper operation of
address search mode calls for the complete rejection of packets with addresses that do
not match the Register 6 address.
4.7.1.5
In addition to monitoring the data stream for flags, the receiver also monitors the line for
an abort pattern. An abort is detected when seven consecutive ‘1’s are found in the data
stream. This is usually an indication sent by the transmitter alerting the receiver that the
frame currently being received has been aborted and should be discarded.
Abort Detection
The detection of an abort is reported in the BREAK/ABORT status bit in RR0 (D7). This
status bit is one source of External/Status interrupts, so transitions of this status bit may
be programmed to cause interrupts.
An abort automatically forces the receiver into Hunt mode and sets the SYNC/HUNT
status bit in RR0 (D4) to ‘1’. Because this status bit is also a possible External/Status con-
dition, its transition may also be programmed to cause an interrupt. Thus transitions on
both the BREAK/ABORT and SYNC/HUNT status bits may occur very close together, and
either one or two External/Status interrupts may result.
The BREAK/ABORT status bit will be reset when a ‘0’ is received, either by the abort it-
self going away or as the leading ‘0’ of a flag. In either case, the SYNC/HUNT status bit
will remain set until the receiver leaves Hunt mode. Because both transitions on the
BREAK/ABORT status bit are guaranteed to cause an interrupt, two discrete External/
Status Interrupts will occur; one when the abort is detected and one when the abort goes
away.
Note that the SCC does not discriminate between an in-frame (between opening and
closing flags) and an out-of-frame (after EOF) abort. An abort detected while the receiver
is In-Frame terminates frame reception, but not in an orderly manner, because the char-
acter being assembled is lost and the Receive Data FIFO is not flushed. An out-of-frame
abort interrupt will be generated approximately seven bit times after EOF has been de-
tected if the transmitter mark idles. If an ABORT is detected by the receiver after the clos-
ing flag and eight 1s have been received, the ABORT will persist until another flag is de-
tected at which time the receiver exits from Hunt Mode.
If an out-of-frame interrupt is to
be avoided it should be disabled early in the EOF interrupt routine. Because the BREAK/
ABORT status bit is not latched in RR0, it may happen that this status bit will be reset by
the time the software responds to the interrupt, causing yet another interrupt. In this case,
unless the DCD pin has been programmed as the receiver Auto Enable, the SYNC/HUNT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。