參數(shù)資料
型號: AM8530H
廠商: Advanced Micro Devices, Inc.
英文描述: Serial Communications Controller
中文描述: 串行通信控制器
文件頁數(shù): 143/194頁
文件大?。?/td> 797K
代理商: AM8530H
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁當前第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
Register Description
AMD
6–33
the Low-to-High transition on ZC. The interrupt service routing should check the other
External/Status conditions for changes. If none changed, ZC was the source. In polled
applications, check the IP bit in RR3A for a status change and then proceed as in the in-
terrupt service routine.
Bit 0: RX Character Available
This bit is set to ‘1’ when at least one character is available in the receive FIFO and is
reset when the receive FIFO is completely empty. A channel or hardware reset empties
the receive FIFO.
6.3.2
RR1 contains the Special Receive Condition status bits and the residue codes for the I-
Field in SDLC mode. Figure 6–19 shows the bit positions for RR1.
Read Register 1
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
Residue Code 0
Parity Error
Rx Overrun Error
CRC/Framing Error
All Sent
Residue Code 2
Residue Code 1
End of Frame (SDLC)
* Modified in B Channel.
Figure 6–19. Read Register 1
Bit 7: End of Frame (SDLC)
This bit is used only in SDLC mode and indicates that a valid closing flag has been re-
ceived and that the CRC Error bit and residue codes are valid. This bit can be reset by
issuing the Error Reset command. It is also updated by the first character of the following
frame. This bit is reset in any mode other than SDLC.
Bit 6: CRC/Framing Error
If a framing error occurs (in Asynchronous mode), this bit is set (and not latched) for the
receive character in which the framing error occurred. Detection of a framing error adds
an additional one-half bit to the character time so that the framing error is not interpreted
as a new Start bit. In Synchronous and SDLC modes, this bit indicates the result of com-
paring the CRC checker to the appropriate check value. This bit is reset by issuing an
Error Reset command, but the bit is never latched. Therefore, it is always updated when
the next character is received. When used for CRC error status in Synchronous or SDLC
modes, this bit is usually set since most bit combinations, except for a correctly com-
pleted message, result in a non-zero CRC.
The CRC bit is valid only if CRC is enabled and if the second byte of the CRC is at the
top of the receive data FIFO. IF the Frame Status FIFO is enabled and contains at least
one frame of data, then the CRC bit of the Frame Status FIFO (note that this register is
physically different from the standard RR1) will be valid. Note that the CRC bytes could
相關PDF資料
PDF描述
AM85C30-10PC Enhanced Serial Communications Controller
Am85C30 Serial Communications Controller
AM85C30 Enhanced Serial Communications Controller
AM85C30-8PC Enhanced Serial Communications Controller
AM85C30-16JC Enhanced Serial Communications Controller
相關代理商/技術參數(shù)
參數(shù)描述
AM8530H/AM85C301992 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller
AM8530H-4DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530H-4DCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
AM8530H-4JC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller