
SLAC Products
15
ELECTRICAL CHARACTERISTICS over operating range (unless otherwise noted)
Typical values are for TA = 25°C and nominal supply voltages. Minimum and maximum specifications are over the temperature and
supply voltage ranges shown in Operating Ranges.
Notes:
1. The CD1, CD2, C3–C7 outputs are resistive for less than a 0.8 V drop. Total current must not exceed absolute maximum ratings.
2. When the digitizer saturates, a resistor of 50 k
±20 k is connected either to DGND or to VCCD – (1 diode drop) as
appropriate to discharge the coupling capacitor.
3. When the QSLAC device is in the Inactive mode, the analog output presents a VREF DC output level through a 15 k
resistor.
4. If there is an external DC path from VOUT to VIN with a gain of GDC and the AISN has a gain of hAISN, then the output offset
is multiplied by 1/[1–(hAISN GDC)].
5. Power dissipation in the Inactive mode is measured with all digital inputs at VIH = VCC and VIL = DGND and with no load
connected to VOUT1, VOUT2, VOUT3, or VOUT4.
Symbol
Parameter Descriptions
Min
Typ
Max
Unit
VIL
Input Low voltage
0.8
V
VIH
Input High voltage
2.0
IIL
Input leakage current
–10
+10
A
VOL
Output Low voltage
CD1–C7 (IOL = 4 mA)
CD1–C7 (IOL = 8 mA) (Note 1)
TSCA, TSCB (IOL =14 mA)
Other digital outputs (IOL = 2 mA)
0.4
0.8
0.4
V
VOH
Output High voltage
CD1–C7 (IOH=4 mA)
CD1–C7 (IOH= 8 mA
1
Other digital outputs (IOH = 400 A)
VCCD – 0.4 V
VCCD – 0.8 V
2.4
IOL
Output leakage current (HI = Z State)
–10
10
A
VIR
Analog input voltage range
(AX = 0 dB)
(Relative to VREF)
(AX = 6.02 dB)
±1.584
±0.792
Vpk
VIOS
Offset voltage allowed on VIN
–50
50
mV
ZIN
Analog input impedance to VREF300 to 3400 Hz
0.43
3.4
M
IIP
Current into analog input for input voltages 3.8 V to 5.0 V2
54
170
A
IIN
Current out of analog input for input voltages 0 V to 0.5 V2
50
170
ZOUT
VOUT output impedance
1
10
IOUT
VOUT output current (F< 3400 Hz)3
–4
4
mA
ZREF
VREF output impedance (F < 3400 Hz)
70
130
k
VOR
VOUT voltage range
(AR = 0 dB)
(Relative to VREF)
(AR = 6.02 dB)
±1.584
±0.792
Vpk
VOOS
VOUT offset voltage (AISN off)
–40
40
mV
VOOSA
VOUT offset voltage (AISN on)4
–80
80
LINAISN
Linearity of AISN circuitry (input = 0 dBm0)
–0.25
0.25
LSB
PD
Power dissipation
All channels active
1 channel active
All channels inactive, (in normal state)
All channels inactive (in low power state, see Note 5)
200
70
18
6
260
130
25
12
mW
CI
Input capacitance (Digital)
15
pF
CO
Output capacitance (Digital)
15
PSRR
Power supply rejection ratio
(1.02 kHz, 100 mVRMS, either path, GX=GR=0 dB)
40
dB