
24
Am79Q06/061/062/063 Data Sheet
Master Clock
Auxiliary Output Clocks
Notes:
1. If CFAIL = 1 (Command 23), GX, GR, Z, B1, X, R, and B2 coefficients must not be written or read without first deactivating
all channels or switching them to default coefficients; otherwise, a chip select off time of 25
s is required.
2. The first data bit is enabled on the falling edge of CS or on the falling edge of DCLK, whichever occurs last.
3. The PCM clock frequency must be an integer multiple of the frame sync frequency. The maximum allowable PCM clock
frequency is 8.192 MHz. The actual PCM clock rate is dependent on the number of channels allocated within a frame. The
minimum clock frequency is 128 kHz in Companded mode and 256 kHz in Linear mode or PCM Signaling mode. The
minimum PCM clock rates should be doubled for parts with only one PCM highway in order to allow simultaneous access to
all four channels.
4. TSC is delayed from FS by a typical value of N tPCY, where N is the value stored in the time/clock-slot register.
5. tTSO is defined as the time at which the output achieves the open circuit condition.
6. There is a special conflict detection circuitry that prevents high-power dissipation from occurring when the DXA/DU or DXB
pins of two QSLAC devices are tied together and one QSLAC device starts to transmit before the other has gone into a
high-impedance state.
SWITCHING WAVEFORMS
Input and Output Waveforms for AC Tests
Master Clock Timing
No.
Symbol
Parameter
Min
Typ
Max
Unit
37
AMCY
Master clock accuracy
–100
+100
ppM
38
tMCR
Rise time of clock
15
ns
39
tMCF
Fall time of clock
15
40
tMCH
MCLK High pulse width
48
41
tMCL
MCLK Low pulse width
48
No.
Symbol
Parameter
Min
Typ
Max
Unit
42
fCHP
Chopper clock frequency
CHP = 0
CHP = 1
256
292.57
kHz
43
fE1
E1 output frequency (CMODE = EE1 = 1)
4.923
44
tE1
E1 pulse width (CMODE = EE1 = 1)
31.25
s
Test
Points
2.0
0.8
2.0
0.8
2.4
0.45
21108A-017
37
38
41
40
39
21108A-018
VIH
VIL