
2004 Microchip Technology Inc.
Preliminary
DS39637A-page 143
PIC18F2480/2580/4480/4580
TABLE 10-9:
PORTE I/O SUMMARY
TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
Pin Name
Function
I/O
TRIS Buffer
Description
RE0/RD/AN5
RE0
OUT
IN
0
DIG
ST
LATE<0> data output.
PORTE<0> data input.
1
RD
AN5
IN
IN
1
TTL
ANA
PSP read enable input.
A/D input channel 5. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
1
RE1/WR/AN6/C1OUT RE1
OUT
IN
0
DIG
ST
LATE<1> data output.
PORTE<1> data input.
1
WR
AN6
IN
IN
1
TTL
ANA
PSP write enable input.
A/D input channel 6. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
Comparator 1 output.
1
C1OUT
OUT
0
DIG
RE2/CS/AN7/C2OUT
RE2
OUT
IN
0
DIG
ST
LATE<2> data output.
PORTE<2> data input.
1
CS
AN7
IN
IN
1
TTL
ANA
PSP chip select input.
A/D input channel 7. Enabled on POR, this analog input overrides the
digital input (read as clear – low level).
Comparator 2 output.
1
C2OUT
OUT
0
DIG
MCLR/V
PP
/RE3
MCLR
V
PP
RE3
IN
IN
IN
x
ST
ANA
ST
External Reset input. Disabled when MCLRE configuration bit is ‘
1
’.
High-voltage detection; used by ICSP operation.
PORTE<3> data input. Disabled when MCLRE configuration bit is ‘
0
’.
x
1
Legend:
PWR = Power Supply, OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,
TTL = TTL Buffer Input
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on page
PORTE
(3)
LATE
(2)
TRISE
(3)
ADCON1
CMCON
(3)
Legend:
Note 1:
—
—
IBF
—
—
—
—
—
—
—
RE3
(1,2)
—
—
PCFG3
CIS
RE2
RE1
RE0
52
52
52
50
51
LATE Data Output Register
TRISE2
TRISE1
PCFG2
PCFG1
CM2
OBF
—
C1OUT
IBOV
VCFG1
C2INV
PSPMODE
VCFG0
C1INV
TRISE0
PCFG0
CM0
C2OUT
— = unimplemented, read as ‘
0
’. Shaded cells are not used by PORTE.
Implemented only when Master Clear functionality is disabled (MCLRE configuration bit =
0
).
RE3 is the only PORTE bit implemented on both PIC18F2X80 and PIC18F4X80 devices. All other bits are
implemented only when PORTE is implemented (i.e., PIC18F4X80 devices).
These registers are unimplemented on PIC18F2X80 devices.
CM1
2:
3: