
PIC18F2480/2580/4480/4580
DS39637A-page 136
Preliminary
2004 Microchip Technology Inc.
TABLE 10-5:
PORTC I/O SUMMARY
Pin Name
Function
I/O
TRIS
Buffer
Description
RC0/T1OSO/
T13CKI
RC0
OUT
IN
OUT
IN
OUT
IN
IN
OUT
IN
OUT
IN
OUT
IN
OUT
0
DIG
ST
ANA
ST
DIG
ST
ANA
DIG
ST
DIG
ST
DIG
ST
DIG
LATC<0> data output.
PORTC<0> data input.
Timer1 oscillator output – overrides the TRIS<0> control when enabled.
Timer1/Timer3 clock input.
LATC<1> data output.
PORTC<1> data input.
Timer1 oscillator input – overrides the TRIS<1> control when enabled.
LATC<2> data output.
PORTC<2> data input.
CCP1 compare output.
CCP1 capture input.
LATC<3> data output.
PORTC<3> data input.
SPI clock output (MSSP module) – must have TRIS set to ‘
1
’ to allow
MSSP module to control the bidirectional communication.
SPI clock input (MSSP module).
I
2
C/SM bus clock output (MSSP module) – must have TRIS set to ‘
1
’ to
allow MSSP module to control the bidirectional communication.
I
2
C/SMB I
2
C/SM bus clock input.
DIG
LATC<4> data output.
ST
PORTC<4> data input.
ST
SPI data input (MSSP module).
DIG
I
2
C/SM bus data output (MSSP module) – must have TRIS set to ‘
1
’ to
allow MSSP module to control the bidirectional communication.
I
2
C/SMB I
2
C/SM bus data input (MSSP module) – must have TRIS set to ‘
1
’ to allow
MSSP module to control the bidirectional communication.
DIG
LATC<5> data output.
ST
PORTC<5> data input.
DIG
SPI data output (MSSP module).
DIG
LATC<6> data output.
ST
PORTC<6> data input.
DIG
EUSART data output.
DIG
EUSART synchronous clock output – must have TRIS set to ‘
1
’ to enable
EUSART to control the bidirectional communication.
ST
EUSART synchronous clock input.
DIG
LATC<7> data output.
ST
PORTC<7> data input.
ST
EUSART asynchronous data input.
DIG
EUSART synchronous data output – must have TRIS set to ‘
1
’ to enable
EUSART to control the bidirectional communication.
ST
EUSART synchronous data input.
PWR = Power Supply, OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input,
TTL = TTL Buffer Input
1
T1OSO
T13CKI
RC1
x
1
RC1/T1OSI
0
1
T1OSI
RC2
x
RC2/CCP1
0
1
CCP1
0
1
RC3/SCK/SCL RC3
0
1
SCK
0
IN
1
ST
DIG
SCL
OUT
0
IN
1
RC4/SDI/SDA
RC4
OUT
IN
IN
OUT
0
1
SDI
SDA
1
1
IN
1
RC5/SDO
RC5
OUT
IN
OUT
OUT
IN
OUT
OUT
0
1
SDO
RC6
0
RC6/TX/CK
0
1
TX
CK
0
1
IN
1
RC7/RX/DT
RC7
OUT
IN
IN
OUT
0
1
RX
DT
1
1
IN
1
Legend: