參數(shù)資料
型號(hào)： W948D6FBHX6G
廠商： WINBOND ELECTRONICS CORP
元件分類： DRAM
英文描述： 8M X 16 DDR DRAM, 5 ns, PBGA60
封裝： 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-60
文件頁(yè)數(shù)： 35/60頁(yè)
文件大?。?/td> 1147K
代理商： W948D6FBHX6G
W948D6FB / W948D2FB
256Mb Mobile LPDDR
Publication Release Date : May, 24, 2011
- 40 -
Revision A01-003
7.7.1 Precharge Command
= Don't Care
(High)
CK
CKE
CS
RAS
CAS
WE
Address
BA=BANK Address
(if A10 = L,otherwise Don't Care)
BA
BA0,BA1
A10
All Banks
One Bank
7.8 Auto Precharge
Auto Precharge is a feature which performs the same individual bank precharge function as described above, but
without requiring an explicit command. This is accomplished by using A10 (A10 = High), to enable Auto Precharge in
conjunction with a specific READ or WRITE command. A precharge of the bank / row that is addressed with the
READ or WRITE command is automatically performed upon completion of the read or write burst. Auto Precharge is
non persistent in that it is either enabled or disabled for each individual READ or WRITE command.
Auto Precharge ensures that a precharge is initiated at the earliest valid stage within a burst. The user must not
issue another command to the same bank until the precharing time (tRP) is completed. This is determined as if an
explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type in the
Operation section of this specification.
7.9 Refresh Requirements
LPDDR SDRAM devices require a refresh of all rows in any rolling 64ms interval. Each refresh is generated in one of
two ways: by an explicit AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode.
Dividing the number of device rows into the rolling 64ms interval defines the average refresh interval (tREFI), which is
a guideline to controllers for distributed refresh timing.
7.10 Auto Refresh
AUTO REFRESH command is used during normal operation of the LPDDR SDRAM. This command is non
persistent, so it must be issued each time a refresh is required.
The refresh addressing is generated by the internal refresh controller. The LPDDR SDRAM requires AUTO
REFRESH commands at an average periodic interval of tREFI.
相關(guān)PDF資料
PDF描述
WF128K32-120HC5 512K X 8 FLASH 5V PROM MODULE, 120 ns, CHIP66
WF128K32-90HM5 512K X 8 FLASH 5V PROM MODULE, 90 ns, CHIP66
WS128K32-35CJM 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQCC68
WS512K32F-100G2Q 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, QMA68
WMS128K8L-100DJIE 128K X 8 STANDARD SRAM, 100 ns, CDSO36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W949D2CB 制造商:WINBOND 制造商全稱:Winbond 功能描述:512Mb Mobile LPDDR
W949D2CBJX5E 功能描述:IC LPDDR SDRAM 512MBIT 90VFBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6
W949D2CBJX5ETR 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ
W949D2CBJX5I 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA
W949D2CBJX5I TR 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ, INDUST
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*