
CHAPTER 25 RESET FUNCTIONS
Preliminary User’s Manual U16541EJ1V0UM
798
25.3.2 Reset operation by WDT2RES signal
When watchdog timer 2 is set to the reset operation mode due to overflow, upon watchdog timer 2 overflow
(WDT2RES signal generation), a system reset is executed and the hardware is initialized to the initial status.
Following watchdog timer 2 overflow, the reset status is entered and lasts the predetermined time (analog delay),
and the reset status is then automatically released. Following reset release, the CPU starts program execution after
securing the oscillation stabilization time (initial value of OSTS register: 2
16/fX) of the main clock oscillator.
The main clock oscillator is stopped during the reset period.
Table 25-2. Hardware Statuses During WST2RES Signal Generation
Item
During Reset
After Reset
Main clock oscillator (fX)
Oscillation stops
Oscillation starts
Subclock oscillator (fXT)
Oscillation continues
Ring-OSC generator
Oscillation stops
Oscillation starts
Peripheral clock (fXX to fXX/1,024)
Operation stops
Operation starts after securing oscillation
stabilization time
Internal system clock (fXX),
CPU clock (fCPU)
Operation stops
Operation starts after securing oscillation
stabilization time (initialized to fXX/8)
CPU
Initialized
Program execution after securing
oscillation stabilization time
Watchdog timer 2
Operation stops
Operation starts after securing oscillation
stabilization time
Internal RAM
Undefined if power-on reset or writing data to RAM (by CPU) and reset input conflict (data
is damaged).
Otherwise value immediately after reset input is retained
Note.
I/O lines (ports/alternate-function
pins)
High impedance
On-chip peripheral I/O register
Initialized to specified status, OCDM register retains its value.
On-chip peripheral functions other
than above
Operation stops
Operation can be started after securing
oscillation stabilization time.
Note The firmware of the V850ES/SG2 uses part of the internal RAM after the internal system reset operation
has been released because it supports a boot swapping function. Therefore, the contents of some RAM
areas are not retained on power-on reset.