
Preliminary User’s Manual U16541EJ1V0UM
16
20.7
Transfer Object ......................................................................................................................728
20.7.1
Transfer object.........................................................................................................................728
20.7.2
External bus cycles during DMA transfer (two-cycle transfer) .................................................728
20.8
DMA Channel Priorities .........................................................................................................729
20.9
DMA Transfer Start Factors ..................................................................................................729
20.10 DMA Transfer End .................................................................................................................729
20.10.1 DMA transfer end interrupt ......................................................................................................729
20.10.2 Terminal count output upon DMA transfer end........................................................................729
20.11 Precautions ............................................................................................................................730
20.11.1 Interrupt factors .......................................................................................................................731
CHAPTER 21 CRC FUNCTION .............................................................................................................732
21.1
Functions................................................................................................................................732
21.2
Configuration .........................................................................................................................732
21.3
Control Registers...................................................................................................................733
21.4
Operation ................................................................................................................................734
21.4.1
CRC operation circuit operation example ................................................................................734
21.4.2
Operation circuit configuration.................................................................................................735
21.4.3
Usage method .........................................................................................................................736
CHAPTER 22 INTERRUPT/EXCEPTION PROCESSING FUNCTION ................................................738
22.1
Features ..................................................................................................................................738
22.2
Non-Maskable Interrupts.......................................................................................................742
22.2.1
Operation.................................................................................................................................744
22.2.2
Restore ....................................................................................................................................745
22.2.3
NP flag.....................................................................................................................................746
22.2.4
Eliminating noise on NMI pin ...................................................................................................746
22.2.5
Function to detect edge of NMI pin..........................................................................................746
22.3
Maskable Interrupts ...............................................................................................................748
22.3.1
Operation.................................................................................................................................748
22.3.2
Restore ....................................................................................................................................750
22.3.3
Priorities of maskable interrupts ..............................................................................................751
22.3.4
Interrupt control register (xxICn)..............................................................................................755
22.3.5
Interrupt mask registers 0 to 3 (IMR0 to IMR3) .......................................................................758
22.3.6
In-service priority register (ISPR) ............................................................................................759
22.3.7
ID flag ......................................................................................................................................760
22.3.8
Watchdog timer mode register 2 (WDTM2) .............................................................................761
22.3.9
Eliminating noise on INTP0 to INTP7 pins ..............................................................................761
22.3.10 Function to detect edge of INTP0 to INTP7 pins .....................................................................761
22.4
Software Exception ...............................................................................................................766
22.4.1
Operation.................................................................................................................................766
22.4.2
Restore ....................................................................................................................................767
22.4.3
EP flag .....................................................................................................................................768
22.5
Exception Trap .......................................................................................................................769
22.5.1
Illegal opcode definition ...........................................................................................................769
22.5.2
Debug trap...............................................................................................................................771